1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
| /* SPDX-License-Identifier: GPL-2.0 */
| /******************************************************************************
| *
| * Copyright(c) 2007 - 2011 Realtek Corporation. All rights reserved.
| *
| ******************************************************************************/
| #ifndef __HAL_VERSION_DEF_H__
| #define __HAL_VERSION_DEF_H__
|
| enum HAL_CHIP_TYPE {
| TEST_CHIP = 0,
| NORMAL_CHIP = 1,
| FPGA = 2,
| };
|
| enum HAL_CUT_VERSION {
| A_CUT_VERSION = 0,
| B_CUT_VERSION = 1,
| C_CUT_VERSION = 2,
| D_CUT_VERSION = 3,
| E_CUT_VERSION = 4,
| F_CUT_VERSION = 5,
| G_CUT_VERSION = 6,
| };
|
| enum HAL_VENDOR {
| CHIP_VENDOR_TSMC = 0,
| CHIP_VENDOR_UMC = 1,
| };
|
| struct HAL_VERSION {
| enum HAL_CHIP_TYPE ChipType;
| enum HAL_CUT_VERSION CUTVersion;
| enum HAL_VENDOR VendorType;
| };
|
| #endif
|
|
