/* SPDX-License-Identifier: GPL-2.0 */
|
/* Copyright(c) 1999 - 2018 Intel Corporation. */
|
|
#ifndef _E1000_DEFINES_H_
|
#define _E1000_DEFINES_H_
|
|
/* Number of Transmit and Receive Descriptors must be a multiple of 8 */
|
#define REQ_TX_DESCRIPTOR_MULTIPLE 8
|
#define REQ_RX_DESCRIPTOR_MULTIPLE 8
|
|
/* IVAR valid bit */
|
#define E1000_IVAR_VALID 0x80
|
|
/* Receive Descriptor bit definitions */
|
#define E1000_RXD_STAT_DD 0x01 /* Descriptor Done */
|
#define E1000_RXD_STAT_EOP 0x02 /* End of Packet */
|
#define E1000_RXD_STAT_IXSM 0x04 /* Ignore checksum */
|
#define E1000_RXD_STAT_VP 0x08 /* IEEE VLAN Packet */
|
#define E1000_RXD_STAT_UDPCS 0x10 /* UDP xsum calculated */
|
#define E1000_RXD_STAT_TCPCS 0x20 /* TCP xsum calculated */
|
#define E1000_RXD_STAT_IPCS 0x40 /* IP xsum calculated */
|
#define E1000_RXD_ERR_SE 0x02 /* Symbol Error */
|
#define E1000_RXD_SPC_VLAN_MASK 0x0FFF /* VLAN ID is in lower 12 bits */
|
|
#define E1000_RXDEXT_STATERR_LB 0x00040000
|
#define E1000_RXDEXT_STATERR_CE 0x01000000
|
#define E1000_RXDEXT_STATERR_SE 0x02000000
|
#define E1000_RXDEXT_STATERR_SEQ 0x04000000
|
#define E1000_RXDEXT_STATERR_CXE 0x10000000
|
#define E1000_RXDEXT_STATERR_TCPE 0x20000000
|
#define E1000_RXDEXT_STATERR_IPE 0x40000000
|
#define E1000_RXDEXT_STATERR_RXE 0x80000000
|
|
/* Same mask, but for extended and packet split descriptors */
|
#define E1000_RXDEXT_ERR_FRAME_ERR_MASK ( \
|
E1000_RXDEXT_STATERR_CE | \
|
E1000_RXDEXT_STATERR_SE | \
|
E1000_RXDEXT_STATERR_SEQ | \
|
E1000_RXDEXT_STATERR_CXE | \
|
E1000_RXDEXT_STATERR_RXE)
|
|
/* Device Control */
|
#define E1000_CTRL_RST 0x04000000 /* Global reset */
|
|
/* Device Status */
|
#define E1000_STATUS_FD 0x00000001 /* Full duplex.0=half,1=full */
|
#define E1000_STATUS_LU 0x00000002 /* Link up.0=no,1=link */
|
#define E1000_STATUS_TXOFF 0x00000010 /* transmission paused */
|
#define E1000_STATUS_SPEED_10 0x00000000 /* Speed 10Mb/s */
|
#define E1000_STATUS_SPEED_100 0x00000040 /* Speed 100Mb/s */
|
#define E1000_STATUS_SPEED_1000 0x00000080 /* Speed 1000Mb/s */
|
|
#define SPEED_10 10
|
#define SPEED_100 100
|
#define SPEED_1000 1000
|
#define HALF_DUPLEX 1
|
#define FULL_DUPLEX 2
|
|
/* Transmit Descriptor bit definitions */
|
#define E1000_TXD_POPTS_IXSM 0x01 /* Insert IP checksum */
|
#define E1000_TXD_POPTS_TXSM 0x02 /* Insert TCP/UDP checksum */
|
#define E1000_TXD_CMD_DEXT 0x20000000 /* Desc extension (0 = legacy) */
|
#define E1000_TXD_STAT_DD 0x00000001 /* Desc Done */
|
|
#define MAX_JUMBO_FRAME_SIZE 0x3F00
|
#define MAX_STD_JUMBO_FRAME_SIZE 9216
|
|
/* 802.1q VLAN Packet Size */
|
#define VLAN_TAG_SIZE 4 /* 802.3ac tag (not DMA'd) */
|
|
/* Error Codes */
|
#define E1000_SUCCESS 0
|
#define E1000_ERR_CONFIG 3
|
#define E1000_ERR_MAC_INIT 5
|
#define E1000_ERR_MBX 15
|
|
/* SRRCTL bit definitions */
|
#define E1000_SRRCTL_BSIZEPKT_SHIFT 10 /* Shift _right_ */
|
#define E1000_SRRCTL_BSIZEHDRSIZE_MASK 0x00000F00
|
#define E1000_SRRCTL_BSIZEHDRSIZE_SHIFT 2 /* Shift _left_ */
|
#define E1000_SRRCTL_DESCTYPE_ADV_ONEBUF 0x02000000
|
#define E1000_SRRCTL_DESCTYPE_HDR_SPLIT_ALWAYS 0x0A000000
|
#define E1000_SRRCTL_DESCTYPE_MASK 0x0E000000
|
#define E1000_SRRCTL_DROP_EN 0x80000000
|
|
#define E1000_SRRCTL_BSIZEPKT_MASK 0x0000007F
|
#define E1000_SRRCTL_BSIZEHDR_MASK 0x00003F00
|
|
/* Additional Descriptor Control definitions */
|
#define E1000_TXDCTL_QUEUE_ENABLE 0x02000000 /* Enable specific Tx Que */
|
#define E1000_RXDCTL_QUEUE_ENABLE 0x02000000 /* Enable specific Rx Que */
|
|
/* Direct Cache Access (DCA) definitions */
|
#define E1000_DCA_TXCTRL_TX_WB_RO_EN BIT(11) /* Tx Desc writeback RO bit */
|
|
#define E1000_VF_INIT_TIMEOUT 200 /* Number of retries to clear RSTI */
|
|
#endif /* _E1000_DEFINES_H_ */
|
