// SPDX-License-Identifier: GPL-2.0
|
//
|
// Copyright (c) 2018 MediaTek Inc.
|
// Author: Weiyi Lu <weiyi.lu@mediatek.com>
|
|
#include <linux/clk-provider.h>
|
#include <linux/platform_device.h>
|
|
#include "clk-mtk.h"
|
#include "clk-gate.h"
|
|
#include <dt-bindings/clock/mt8183-clk.h>
|
|
static const struct mtk_gate_regs ipu_conn_cg_regs = {
|
.set_ofs = 0x4,
|
.clr_ofs = 0x8,
|
.sta_ofs = 0x0,
|
};
|
|
static const struct mtk_gate_regs ipu_conn_apb_cg_regs = {
|
.set_ofs = 0x10,
|
.clr_ofs = 0x10,
|
.sta_ofs = 0x10,
|
};
|
|
static const struct mtk_gate_regs ipu_conn_axi_cg_regs = {
|
.set_ofs = 0x18,
|
.clr_ofs = 0x18,
|
.sta_ofs = 0x18,
|
};
|
|
static const struct mtk_gate_regs ipu_conn_axi1_cg_regs = {
|
.set_ofs = 0x1c,
|
.clr_ofs = 0x1c,
|
.sta_ofs = 0x1c,
|
};
|
|
static const struct mtk_gate_regs ipu_conn_axi2_cg_regs = {
|
.set_ofs = 0x20,
|
.clr_ofs = 0x20,
|
.sta_ofs = 0x20,
|
};
|
|
#define GATE_IPU_CONN(_id, _name, _parent, _shift) \
|
GATE_MTK(_id, _name, _parent, &ipu_conn_cg_regs, _shift, \
|
&mtk_clk_gate_ops_setclr)
|
|
#define GATE_IPU_CONN_APB(_id, _name, _parent, _shift) \
|
GATE_MTK(_id, _name, _parent, &ipu_conn_apb_cg_regs, _shift, \
|
&mtk_clk_gate_ops_no_setclr)
|
|
#define GATE_IPU_CONN_AXI_I(_id, _name, _parent, _shift) \
|
GATE_MTK(_id, _name, _parent, &ipu_conn_axi_cg_regs, _shift, \
|
&mtk_clk_gate_ops_no_setclr_inv)
|
|
#define GATE_IPU_CONN_AXI1_I(_id, _name, _parent, _shift) \
|
GATE_MTK(_id, _name, _parent, &ipu_conn_axi1_cg_regs, _shift, \
|
&mtk_clk_gate_ops_no_setclr_inv)
|
|
#define GATE_IPU_CONN_AXI2_I(_id, _name, _parent, _shift) \
|
GATE_MTK(_id, _name, _parent, &ipu_conn_axi2_cg_regs, _shift, \
|
&mtk_clk_gate_ops_no_setclr_inv)
|
|
static const struct mtk_gate ipu_conn_clks[] = {
|
GATE_IPU_CONN(CLK_IPU_CONN_IPU,
|
"ipu_conn_ipu", "dsp_sel", 0),
|
GATE_IPU_CONN(CLK_IPU_CONN_AHB,
|
"ipu_conn_ahb", "dsp_sel", 1),
|
GATE_IPU_CONN(CLK_IPU_CONN_AXI,
|
"ipu_conn_axi", "dsp_sel", 2),
|
GATE_IPU_CONN(CLK_IPU_CONN_ISP,
|
"ipu_conn_isp", "dsp_sel", 3),
|
GATE_IPU_CONN(CLK_IPU_CONN_CAM_ADL,
|
"ipu_conn_cam_adl", "dsp_sel", 4),
|
GATE_IPU_CONN(CLK_IPU_CONN_IMG_ADL,
|
"ipu_conn_img_adl", "dsp_sel", 5),
|
GATE_IPU_CONN_APB(CLK_IPU_CONN_DAP_RX,
|
"ipu_conn_dap_rx", "dsp1_sel", 0),
|
GATE_IPU_CONN_APB(CLK_IPU_CONN_APB2AXI,
|
"ipu_conn_apb2axi", "dsp1_sel", 3),
|
GATE_IPU_CONN_APB(CLK_IPU_CONN_APB2AHB,
|
"ipu_conn_apb2ahb", "dsp1_sel", 20),
|
GATE_IPU_CONN_AXI_I(CLK_IPU_CONN_IPU_CAB1TO2,
|
"ipu_conn_ipu_cab1to2", "dsp1_sel", 6),
|
GATE_IPU_CONN_AXI_I(CLK_IPU_CONN_IPU1_CAB1TO2,
|
"ipu_conn_ipu1_cab1to2", "dsp1_sel", 13),
|
GATE_IPU_CONN_AXI_I(CLK_IPU_CONN_IPU2_CAB1TO2,
|
"ipu_conn_ipu2_cab1to2", "dsp1_sel", 20),
|
GATE_IPU_CONN_AXI1_I(CLK_IPU_CONN_CAB3TO3,
|
"ipu_conn_cab3to3", "dsp1_sel", 0),
|
GATE_IPU_CONN_AXI2_I(CLK_IPU_CONN_CAB2TO1,
|
"ipu_conn_cab2to1", "dsp1_sel", 14),
|
GATE_IPU_CONN_AXI2_I(CLK_IPU_CONN_CAB3TO1_SLICE,
|
"ipu_conn_cab3to1_slice", "dsp1_sel", 17),
|
};
|
|
static int clk_mt8183_ipu_conn_probe(struct platform_device *pdev)
|
{
|
struct clk_onecell_data *clk_data;
|
struct device_node *node = pdev->dev.of_node;
|
|
clk_data = mtk_alloc_clk_data(CLK_IPU_CONN_NR_CLK);
|
|
mtk_clk_register_gates(node, ipu_conn_clks, ARRAY_SIZE(ipu_conn_clks),
|
clk_data);
|
|
return of_clk_add_provider(node, of_clk_src_onecell_get, clk_data);
|
}
|
|
static const struct of_device_id of_match_clk_mt8183_ipu_conn[] = {
|
{ .compatible = "mediatek,mt8183-ipu_conn", },
|
{}
|
};
|
|
static struct platform_driver clk_mt8183_ipu_conn_drv = {
|
.probe = clk_mt8183_ipu_conn_probe,
|
.driver = {
|
.name = "clk-mt8183-ipu_conn",
|
.of_match_table = of_match_clk_mt8183_ipu_conn,
|
},
|
};
|
|
builtin_platform_driver(clk_mt8183_ipu_conn_drv);
|
