1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
| /*
| * Copyright (C) 2014 Texas Instruments Incorporated - http://www.ti.com/
| *
| * This program is free software; you can redistribute it and/or modify
| * it under the terms of the GNU General Public License version 2 as
| * published by the Free Software Foundation.
| * Based on "omap4.dtsi"
| */
|
| #include "dra7.dtsi"
|
| / {
| compatible = "ti,dra722", "ti,dra72", "ti,dra7";
|
| pmu {
| compatible = "arm,cortex-a15-pmu";
| interrupt-parent = <&wakeupgen>;
| interrupts = <GIC_SPI 131 IRQ_TYPE_LEVEL_HIGH>;
| };
| };
|
| &dss {
| reg = <0x58000000 0x80>,
| <0x58004054 0x4>,
| <0x58004300 0x20>;
| reg-names = "dss", "pll1_clkctrl", "pll1";
|
| clocks = <&dss_clkctrl DRA7_DSS_CORE_CLKCTRL 8>,
| <&dss_clkctrl DRA7_DSS_CORE_CLKCTRL 12>;
| clock-names = "fck", "video1_clk";
| };
|
| &mailbox5 {
| mbox_ipu1_ipc3x: mbox_ipu1_ipc3x {
| ti,mbox-tx = <6 2 2>;
| ti,mbox-rx = <4 2 2>;
| status = "disabled";
| };
| mbox_dsp1_ipc3x: mbox_dsp1_ipc3x {
| ti,mbox-tx = <5 2 2>;
| ti,mbox-rx = <1 2 2>;
| status = "disabled";
| };
| };
|
| &mailbox6 {
| mbox_ipu2_ipc3x: mbox_ipu2_ipc3x {
| ti,mbox-tx = <6 2 2>;
| ti,mbox-rx = <4 2 2>;
| status = "disabled";
| };
| };
|
| &pcie1_rc {
| compatible = "ti,dra726-pcie-rc", "ti,dra7-pcie";
| };
|
| &pcie1_ep {
| compatible = "ti,dra726-pcie-ep", "ti,dra7-pcie-ep";
| };
|
| &pcie2_rc {
| compatible = "ti,dra726-pcie-rc", "ti,dra7-pcie";
| };
|
|
