1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
| /*
| * Copyright 2017 Rockchip Electronics Co. LTD
| *
| * Licensed under the Apache License, Version 2.0 (the "License");
| * you may not use this file except in compliance with the License.
| * You may obtain a copy of the License at
| *
| * http://www.apache.org/licenses/LICENSE-2.0
| *
| * Unless required by applicable law or agreed to in writing, software
| * distributed under the License is distributed on an "AS IS" BASIS,
| * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
| * See the License for the specific language governing permissions and
| * limitations under the License.
| */
|
| #include "mpp_debug.h"
| #include "hal_m4vd_com.h"
|
| RK_U8 default_intra_matrix[64] = {
| 8, 17, 18, 19, 21, 23, 25, 27,
| 17, 18, 19, 21, 23, 25, 27, 28,
| 20, 21, 22, 23, 24, 26, 28, 30,
| 21, 22, 23, 24, 26, 28, 30, 32,
| 22, 23, 24, 26, 28, 30, 32, 35,
| 23, 24, 26, 28, 30, 32, 35, 38,
| 25, 26, 28, 30, 32, 35, 38, 41,
| 27, 28, 30, 32, 35, 38, 41, 45
| };
|
| RK_U8 default_inter_matrix[64] = {
| 16, 17, 18, 19, 20, 21, 22, 23,
| 17, 18, 19, 20, 21, 22, 23, 24,
| 18, 19, 20, 21, 22, 23, 24, 25,
| 19, 20, 21, 22, 23, 24, 26, 27,
| 20, 21, 22, 23, 25, 26, 27, 28,
| 21, 22, 23, 24, 26, 27, 28, 30,
| 22, 23, 24, 26, 27, 28, 30, 31,
| 23, 24, 25, 27, 28, 30, 31, 33
| };
|
| void vpu_mpg4d_get_buffer_by_index(hal_mpg4_ctx *ctx, RK_S32 index, MppBuffer *buffer)
| {
| if (index >= 0) {
| mpp_buf_slot_get_prop(ctx->frm_slots, index, SLOT_BUFFER, buffer);
| mpp_assert(*buffer);
| }
| }
|
|
