1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
| [
| {
| "PublicDescription": "Data memory access. This event counts memory accesses due to load or store instructions. This event counts the sum of MEM_ACCESS_RD and MEM_ACCESS_WR.",
| "EventCode": "0x13",
| "EventName": "MEM_ACCESS",
| "BriefDescription": "Data memory access"
| },
| {
| "ArchStdEvent": "MEM_ACCESS_RD"
| },
| {
| "ArchStdEvent": "MEM_ACCESS_WR"
| },
| {
| "ArchStdEvent": "UNALIGNED_LD_SPEC"
| },
| {
| "ArchStdEvent": "UNALIGNED_ST_SPEC"
| },
| {
| "ArchStdEvent": "UNALIGNED_LDST_SPEC"
| }
| ]
|
|
