default settings GPIO PA4 PA6 PA3 PB5

hc

2024-02-19 890e1df1bec891d9203724541e81f8fbe5183388

1
2
3
4
5
VINING FPGA BOARD
M:    Marek Vasut <marex@denx.de>
S:    Maintained
F:    include/configs/socfpga_vining_fpga.h
F:    configs/socfpga_vining_fpga_defconfig