/*
|
*
|
* (c) 2004 Sascha Hauer <sascha@saschahauer.de>
|
*
|
* SPDX-License-Identifier: GPL-2.0+
|
*/
|
|
|
#include <common.h>
|
#if defined (CONFIG_IMX)
|
|
#include <asm/arch/imx-regs.h>
|
|
/* ------------------------------------------------------------------------- */
|
/* NOTE: This describes the proper use of this file.
|
*
|
* CONFIG_SYS_CLK_FREQ should be defined as the input frequency of the PLL.
|
* SH FIXME: 16780000 in our case
|
* get_FCLK(), get_HCLK(), get_PCLK() and get_UCLK() return the clock of
|
* the specified bus in HZ.
|
*/
|
/* ------------------------------------------------------------------------- */
|
|
ulong get_systemPLLCLK(void)
|
{
|
/* FIXME: We assume System_SEL = 0 here */
|
u32 spctl0 = SPCTL0;
|
u32 mfi = (spctl0 >> 10) & 0xf;
|
u32 mfn = spctl0 & 0x3f;
|
u32 mfd = (spctl0 >> 16) & 0x3f;
|
u32 pd = (spctl0 >> 26) & 0xf;
|
|
mfi = mfi<=5 ? 5 : mfi;
|
|
return (2*(CONFIG_SYSPLL_CLK_FREQ>>10)*( (mfi<<10) + (mfn<<10)/(mfd+1)))/(pd+1);
|
}
|
|
ulong get_mcuPLLCLK(void)
|
{
|
/* FIXME: We assume System_SEL = 0 here */
|
u32 mpctl0 = MPCTL0;
|
u32 mfi = (mpctl0 >> 10) & 0xf;
|
u32 mfn = mpctl0 & 0x3f;
|
u32 mfd = (mpctl0 >> 16) & 0x3f;
|
u32 pd = (mpctl0 >> 26) & 0xf;
|
|
mfi = mfi<=5 ? 5 : mfi;
|
|
return (2*(CONFIG_SYS_CLK_FREQ>>10)*( (mfi<<10) + (mfn<<10)/(mfd+1)))/(pd+1);
|
}
|
|
ulong get_FCLK(void)
|
{
|
return (( CSCR>>15)&1) ? get_mcuPLLCLK()>>1 : get_mcuPLLCLK();
|
}
|
|
/* return HCLK frequency */
|
ulong get_HCLK(void)
|
{
|
u32 bclkdiv = (( CSCR >> 10 ) & 0xf) + 1;
|
printf("bclkdiv: %d\n", bclkdiv);
|
return get_systemPLLCLK() / bclkdiv;
|
}
|
|
/* return BCLK frequency */
|
ulong get_BCLK(void)
|
{
|
return get_HCLK();
|
}
|
|
ulong get_PERCLK1(void)
|
{
|
return get_systemPLLCLK() / (((PCDR) & 0xf)+1);
|
}
|
|
ulong get_PERCLK2(void)
|
{
|
return get_systemPLLCLK() / (((PCDR>>4) & 0xf)+1);
|
}
|
|
ulong get_PERCLK3(void)
|
{
|
return get_systemPLLCLK() / (((PCDR>>16) & 0x7f)+1);
|
}
|
|
#endif /* defined (CONFIG_IMX) */
|
