/* SPDX-License-Identifier: GPL-2.0 */
|
#ifndef _VME_USER_H_
|
#define _VME_USER_H_
|
|
#define VME_USER_BUS_MAX 1
|
|
/*
|
* VMEbus Master Window Configuration Structure
|
*/
|
struct vme_master {
|
__u32 enable; /* State of Window */
|
__u64 vme_addr; /* Starting Address on the VMEbus */
|
__u64 size; /* Window Size */
|
__u32 aspace; /* Address Space */
|
__u32 cycle; /* Cycle properties */
|
__u32 dwidth; /* Maximum Data Width */
|
#if 0
|
char prefetchenable; /* Prefetch Read Enable State */
|
int prefetchsize; /* Prefetch Read Size (Cache Lines) */
|
char wrpostenable; /* Write Post State */
|
#endif
|
} __packed;
|
|
/*
|
* IOCTL Commands and structures
|
*/
|
|
/* Magic number for use in ioctls */
|
#define VME_IOC_MAGIC 0xAE
|
|
/* VMEbus Slave Window Configuration Structure */
|
struct vme_slave {
|
__u32 enable; /* State of Window */
|
__u64 vme_addr; /* Starting Address on the VMEbus */
|
__u64 size; /* Window Size */
|
__u32 aspace; /* Address Space */
|
__u32 cycle; /* Cycle properties */
|
#if 0
|
char wrpostenable; /* Write Post State */
|
char rmwlock; /* Lock PCI during RMW Cycles */
|
char data64bitcapable; /* non-VMEbus capable of 64-bit Data */
|
#endif
|
} __packed;
|
|
struct vme_irq_id {
|
__u8 level;
|
__u8 statid;
|
};
|
|
#define VME_GET_SLAVE _IOR(VME_IOC_MAGIC, 1, struct vme_slave)
|
#define VME_SET_SLAVE _IOW(VME_IOC_MAGIC, 2, struct vme_slave)
|
#define VME_GET_MASTER _IOR(VME_IOC_MAGIC, 3, struct vme_master)
|
#define VME_SET_MASTER _IOW(VME_IOC_MAGIC, 4, struct vme_master)
|
#define VME_IRQ_GEN _IOW(VME_IOC_MAGIC, 5, struct vme_irq_id)
|
|
#endif /* _VME_USER_H_ */
|