/*
|
* Copyright (C) 2000, 2001 Paolo Alberelli
|
* Copyright (C) 2003 Paul Mundt
|
* Copyright (C) 2004 Richard Curnow
|
*
|
* This file is subject to the terms and conditions of the GNU General Public
|
* License. See the file "COPYING" in the main directory of this archive
|
* for more details.
|
*/
|
#ifndef __ASM_SH_CACHE_INSNS_64_H
|
#define __ASM_SH_CACHE_INSNS_64_H
|
|
#define __icbi(addr) __asm__ __volatile__ ( "icbi %0, 0\n\t" : : "r" (addr))
|
#define __ocbp(addr) __asm__ __volatile__ ( "ocbp %0, 0\n\t" : : "r" (addr))
|
#define __ocbi(addr) __asm__ __volatile__ ( "ocbi %0, 0\n\t" : : "r" (addr))
|
#define __ocbwb(addr) __asm__ __volatile__ ( "ocbwb %0, 0\n\t" : : "r" (addr))
|
|
static inline reg_size_t register_align(void *val)
|
{
|
return (unsigned long long)(signed long long)(signed long)val;
|
}
|
|
#endif /* __ASM_SH_CACHE_INSNS_64_H */
|
