1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
| /*
| *
| * Copyright (C) 2007 Google, Inc.
| * Copyright (c) 2011, Code Aurora Forum. All rights reserved.
| * Author: Brian Swetland <swetland@google.com>
| *
| * This software is licensed under the terms of the GNU General Public
| * License version 2, as published by the Free Software Foundation, and
| * may be copied, distributed, and modified under those terms.
| *
| * This program is distributed in the hope that it will be useful,
| * but WITHOUT ANY WARRANTY; without even the implied warranty of
| * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
| * GNU General Public License for more details.
| *
| */
|
| .macro addruart, rp, rv, tmp
| ldr \rp, =CONFIG_DEBUG_UART_PHYS
| ldr \rv, =CONFIG_DEBUG_UART_VIRT
| .endm
|
| .macro senduart, rd, rx
| ARM_BE8(rev \rd, \rd )
| @ Write the 1 character to UARTDM_TF
| str \rd, [\rx, #0x70]
| .endm
|
| .macro waituart, rd, rx
| @ check for TX_EMT in UARTDM_SR
| ldr \rd, [\rx, #0x08]
| ARM_BE8(rev \rd, \rd )
| tst \rd, #0x08
| bne 1002f
| @ wait for TXREADY in UARTDM_ISR
| 1001: ldr \rd, [\rx, #0x14]
| ARM_BE8(rev \rd, \rd )
| tst \rd, #0x80
| beq 1001b
| 1002:
| @ Clear TX_READY by writing to the UARTDM_CR register
| mov \rd, #0x300
| ARM_BE8(rev \rd, \rd )
| str \rd, [\rx, #0x10]
| @ Write 0x1 to NCF register
| mov \rd, #0x1
| ARM_BE8(rev \rd, \rd )
| str \rd, [\rx, #0x40]
| @ UARTDM reg. Read to induce delay
| ldr \rd, [\rx, #0x08]
| .endm
|
| .macro busyuart, rd, rx
| .endm
|
|
