1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
| /* SPDX-License-Identifier: GPL-2.0 */
| /*
| * arch/arm/include/asm/vfpmacros.h
| *
| * Assembler-only file containing VFP macros and register definitions.
| */
| #include <asm/hwcap.h>
|
| #include <asm/vfp.h>
|
| @ Macros to allow building with old toolkits (with no VFP support)
| .macro VFPFMRX, rd, sysreg, cond
| MRC\cond p10, 7, \rd, \sysreg, cr0, 0 @ FMRX \rd, \sysreg
| .endm
|
| .macro VFPFMXR, sysreg, rd, cond
| MCR\cond p10, 7, \rd, \sysreg, cr0, 0 @ FMXR \sysreg, \rd
| .endm
|
| @ read all the working registers back into the VFP
| .macro VFPFLDMIA, base, tmp
| #if __LINUX_ARM_ARCH__ < 6
| LDC p11, cr0, [\base],#33*4 @ FLDMIAX \base!, {d0-d15}
| #else
| LDC p11, cr0, [\base],#32*4 @ FLDMIAD \base!, {d0-d15}
| #endif
| #ifdef CONFIG_VFPv3
| #if __LINUX_ARM_ARCH__ <= 6
| ldr \tmp, =elf_hwcap @ may not have MVFR regs
| ldr \tmp, [\tmp, #0]
| tst \tmp, #HWCAP_VFPD32
| ldclne p11, cr0, [\base],#32*4 @ FLDMIAD \base!, {d16-d31}
| addeq \base, \base, #32*4 @ step over unused register space
| #else
| VFPFMRX \tmp, MVFR0 @ Media and VFP Feature Register 0
| and \tmp, \tmp, #MVFR0_A_SIMD_MASK @ A_SIMD field
| cmp \tmp, #2 @ 32 x 64bit registers?
| ldcleq p11, cr0, [\base],#32*4 @ FLDMIAD \base!, {d16-d31}
| addne \base, \base, #32*4 @ step over unused register space
| #endif
| #endif
| .endm
|
| @ write all the working registers out of the VFP
| .macro VFPFSTMIA, base, tmp
| #if __LINUX_ARM_ARCH__ < 6
| STC p11, cr0, [\base],#33*4 @ FSTMIAX \base!, {d0-d15}
| #else
| STC p11, cr0, [\base],#32*4 @ FSTMIAD \base!, {d0-d15}
| #endif
| #ifdef CONFIG_VFPv3
| #if __LINUX_ARM_ARCH__ <= 6
| ldr \tmp, =elf_hwcap @ may not have MVFR regs
| ldr \tmp, [\tmp, #0]
| tst \tmp, #HWCAP_VFPD32
| stclne p11, cr0, [\base],#32*4 @ FSTMIAD \base!, {d16-d31}
| addeq \base, \base, #32*4 @ step over unused register space
| #else
| VFPFMRX \tmp, MVFR0 @ Media and VFP Feature Register 0
| and \tmp, \tmp, #MVFR0_A_SIMD_MASK @ A_SIMD field
| cmp \tmp, #2 @ 32 x 64bit registers?
| stcleq p11, cr0, [\base],#32*4 @ FSTMIAD \base!, {d16-d31}
| addne \base, \base, #32*4 @ step over unused register space
| #endif
| #endif
| .endm
|
|
