1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
| /*
| * P1020 RDB-PC Core0 Device Tree Source in CAMP mode.
| *
| * In CAMP mode, each core needs to have its own dts. Only mpic and L2 cache
| * can be shared, all the other devices must be assigned to one core only.
| * This dts file allows core0 to have memory, l2, i2c, spi, gpio, tdm, dma, usb,
| * eth1, eth2, sdhc, crypto, global-util, message, pci0, pci1, msi.
| *
| * Please note to add "-b 0" for core0's dts compiling.
| *
| * Copyright 2012 Freescale Semiconductor Inc.
| *
| * This program is free software; you can redistribute it and/or modify it
| * under the terms of the GNU General Public License as published by the
| * Free Software Foundation; either version 2 of the License, or (at your
| * option) any later version.
| */
|
| /include/ "p1020rdb-pc_32b.dts"
|
| / {
| model = "fsl,P1020RDB-PC";
| compatible = "fsl,P1020RDB-PC";
|
| aliases {
| ethernet1 = &enet1;
| ethernet2 = &enet2;
| serial0 = &serial0;
| pci0 = &pci0;
| pci1 = &pci1;
| };
|
| cpus {
| PowerPC,P1020@1 {
| status = "disabled";
| };
| };
|
| memory {
| device_type = "memory";
| };
|
| localbus@ffe05000 {
| status = "disabled";
| };
|
| soc@ffe00000 {
| serial1: serial@4600 {
| status = "disabled";
| };
|
| enet0: ethernet@b0000 {
| status = "disabled";
| };
|
| mpic: pic@40000 {
| protected-sources = <
| 42 29 30 34 /* serial1, enet0-queue-group0 */
| 17 18 24 45 /* enet0-queue-group1, crypto */
| >;
| pic-no-reset;
| };
| };
| };
|
|
