Freescale DDR memory controller
|
|
Properties:
|
|
- compatible : Should include "fsl,chip-memory-controller" where
|
chip is the processor (bsc9132, mpc8572 etc.), or
|
"fsl,qoriq-memory-controller".
|
- reg : Address and size of DDR controller registers
|
- interrupts : Error interrupt of DDR controller
|
- little-endian : Specifies little-endian access to registers
|
If omitted, big-endian will be used.
|
|
Example 1:
|
|
memory-controller@2000 {
|
compatible = "fsl,bsc9132-memory-controller";
|
reg = <0x2000 0x1000>;
|
interrupts = <16 2 1 8>;
|
};
|
|
|
Example 2:
|
|
ddr1: memory-controller@8000 {
|
compatible = "fsl,qoriq-memory-controller-v4.7",
|
"fsl,qoriq-memory-controller";
|
reg = <0x8000 0x1000>;
|
interrupts = <16 2 1 23>;
|
};
|
