1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
| Interrupt chips
| ---------------
|
| * Intel I/O Advanced Programmable Interrupt Controller (IO APIC)
|
| Required properties:
| --------------------
| compatible = "intel,ce4100-ioapic";
| #interrupt-cells = <2>;
|
| Device's interrupt property:
|
| interrupts = <P S>;
|
| The first number (P) represents the interrupt pin which is wired to the
| IO APIC. The second number (S) represents the sense of interrupt which
| should be configured and can be one of:
| 0 - Edge Rising
| 1 - Level Low
| 2 - Level High
| 3 - Edge Falling
|
| * Local APIC
| Required property:
|
| compatible = "intel,ce4100-lapic";
|
|
