// SPDX-License-Identifier: GPL-2.0
|
/*
|
* Copyright (C) 2005, Intec Automation Inc.
|
* Copyright (C) 2014, Freescale Semiconductor, Inc.
|
*/
|
|
#include <linux/mtd/spi-nor.h>
|
|
#include "core.h"
|
|
static void gd25q256_default_init(struct spi_nor *nor)
|
{
|
/*
|
* Some manufacturer like GigaDevice may use different
|
* bit to set QE on different memories, so the MFR can't
|
* indicate the quad_enable method for this case, we need
|
* to set it in the default_init fixup hook.
|
*/
|
nor->params->quad_enable = spi_nor_sr1_bit6_quad_enable;
|
}
|
|
static struct spi_nor_fixups gd25q256_fixups = {
|
.default_init = gd25q256_default_init,
|
};
|
|
static const struct flash_info gigadevice_parts[] = {
|
{ "gd25q16", INFO(0xc84015, 0, 64 * 1024, 32,
|
SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
|
SPI_NOR_HAS_LOCK | SPI_NOR_HAS_TB) },
|
{ "gd25q32", INFO(0xc84016, 0, 64 * 1024, 64,
|
SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
|
SPI_NOR_HAS_LOCK | SPI_NOR_HAS_TB) },
|
{ "gd25lq32", INFO(0xc86016, 0, 64 * 1024, 64,
|
SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
|
SPI_NOR_HAS_LOCK | SPI_NOR_HAS_TB) },
|
{ "gd25q64", INFO(0xc84017, 0, 64 * 1024, 128,
|
SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
|
SPI_NOR_HAS_LOCK | SPI_NOR_HAS_TB) },
|
{ "gd25lq64c", INFO(0xc86017, 0, 64 * 1024, 128,
|
SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
|
SPI_NOR_HAS_LOCK | SPI_NOR_HAS_TB) },
|
{ "gd25lq128d", INFO(0xc86018, 0, 64 * 1024, 256,
|
SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
|
SPI_NOR_HAS_TB) },
|
{ "gd25q128", INFO(0xc84018, 0, 64 * 1024, 256,
|
SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
|
SPI_NOR_HAS_LOCK | SPI_NOR_HAS_TB) },
|
{ "gd25q256", INFO(0xc84019, 0, 64 * 1024, 512,
|
SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
|
SPI_NOR_4B_OPCODES | SPI_NOR_HAS_LOCK |
|
SPI_NOR_HAS_TB | SPI_NOR_TB_SR_BIT6)
|
.fixups = &gd25q256_fixups },
|
{ "gd25q512", INFO(0xc84020, 0, 64 * 1024, 1024,
|
SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
|
SPI_NOR_4B_OPCODES | SPI_NOR_HAS_LOCK |
|
SPI_NOR_HAS_TB | SPI_NOR_TB_SR_BIT6)
|
.fixups = &gd25q256_fixups },
|
{ "gd25lq255", INFO(0xc86019, 0, 64 * 1024, 512,
|
SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
|
SPI_NOR_4B_OPCODES | SPI_NOR_HAS_LOCK) },
|
{ "gd25lb512m", INFO(0xc8671a, 0, 64 * 1024, 1024,
|
SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
|
SPI_NOR_4B_OPCODES | SPI_NOR_HAS_LOCK) },
|
{ "gd25b512m", INFO(0xc8471a, 0, 64 * 1024, 1024,
|
SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
|
SPI_NOR_4B_OPCODES | SPI_NOR_HAS_LOCK) },
|
{ "gd55b01ge", INFO(0xc8471b, 0, 64 * 1024, 2048,
|
SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
|
SPI_NOR_4B_OPCODES | SPI_NOR_HAS_LOCK) },
|
{ "gd55lb01ge", INFO(0xc8671b, 0, 64 * 1024, 2048,
|
SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ |
|
SPI_NOR_4B_OPCODES | SPI_NOR_HAS_LOCK) },
|
};
|
|
const struct spi_nor_manufacturer spi_nor_gigadevice = {
|
.name = "gigadevice",
|
.parts = gigadevice_parts,
|
.nparts = ARRAY_SIZE(gigadevice_parts),
|
};
|
