1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
| # SPDX-License-Identifier: GPL-2.0-or-later
| %YAML 1.2
| ---
| $id: http://devicetree.org/schemas/pinctrl/aspeed,ast2500-pinctrl.yaml#
| $schema: http://devicetree.org/meta-schemas/core.yaml#
|
| title: ASPEED AST2500 Pin Controller
|
| maintainers:
| - Andrew Jeffery <andrew@aj.id.au>
|
| description: |+
| The pin controller node should be the child of a syscon node with the
| required property:
|
| - compatible: Should be one of the following:
| "aspeed,ast2500-scu", "syscon", "simple-mfd"
| "aspeed,g5-scu", "syscon", "simple-mfd"
|
| Refer to the the bindings described in
| Documentation/devicetree/bindings/mfd/syscon.yaml
|
| properties:
| compatible:
| const: aspeed,ast2500-pinctrl
| reg:
| description: |
| A hint for the memory regions associated with the pin-controller
| aspeed,external-nodes:
| minItems: 2
| maxItems: 2
| $ref: /schemas/types.yaml#/definitions/phandle-array
| description: |
| A cell of phandles to external controller nodes:
| 0: compatible with "aspeed,ast2500-gfx", "syscon"
| 1: compatible with "aspeed,ast2500-lhc", "syscon"
|
| patternProperties:
| '^.*$':
| if:
| type: object
| then:
| patternProperties:
| "^function|groups$":
| $ref: "/schemas/types.yaml#/definitions/string"
| enum: [ ACPI, ADC0, ADC1, ADC10, ADC11, ADC12, ADC13, ADC14, ADC15,
| ADC2, ADC3, ADC4, ADC5, ADC6, ADC7, ADC8, ADC9, BMCINT, DDCCLK, DDCDAT,
| ESPI, FWSPICS1, FWSPICS2, GPID0, GPID2, GPID4, GPID6, GPIE0, GPIE2,
| GPIE4, GPIE6, I2C10, I2C11, I2C12, I2C13, I2C14, I2C3, I2C4, I2C5,
| I2C6, I2C7, I2C8, I2C9, LAD0, LAD1, LAD2, LAD3, LCLK, LFRAME, LPCHC,
| LPCPD, LPCPLUS, LPCPME, LPCRST, LPCSMI, LSIRQ, MAC1LINK, MAC2LINK,
| MDIO1, MDIO2, NCTS1, NCTS2, NCTS3, NCTS4, NDCD1, NDCD2, NDCD3, NDCD4,
| NDSR1, NDSR2, NDSR3, NDSR4, NDTR1, NDTR2, NDTR3, NDTR4, NRI1, NRI2,
| NRI3, NRI4, NRTS1, NRTS2, NRTS3, NRTS4, OSCCLK, PEWAKE, PNOR, PWM0,
| PWM1, PWM2, PWM3, PWM4, PWM5, PWM6, PWM7, RGMII1, RGMII2, RMII1,
| RMII2, RXD1, RXD2, RXD3, RXD4, SALT1, SALT10, SALT11, SALT12, SALT13,
| SALT14, SALT2, SALT3, SALT4, SALT5, SALT6, SALT7, SALT8, SALT9, SCL1,
| SCL2, SD1, SD2, SDA1, SDA2, SGPS1, SGPS2, SIOONCTRL, SIOPBI, SIOPBO,
| SIOPWREQ, SIOPWRGD, SIOS3, SIOS5, SIOSCI, SPI1, SPI1CS1, SPI1DEBUG,
| SPI1PASSTHRU, SPI2CK, SPI2CS0, SPI2CS1, SPI2MISO, SPI2MOSI, TIMER3,
| TIMER4, TIMER5, TIMER6, TIMER7, TIMER8, TXD1, TXD2, TXD3, TXD4, UART6,
| USB11BHID, USB2AD, USB2AH, USB2BD, USB2BH, USBCKI, VGABIOSROM, VGAHS,
| VGAVS, VPI24, VPO, WDTRST1, WDTRST2]
|
| required:
| - compatible
| - aspeed,external-nodes
|
| additionalProperties: false
|
| examples:
| - |
| apb {
| compatible = "simple-bus";
| #address-cells = <1>;
| #size-cells = <1>;
| ranges;
|
| syscon: scu@1e6e2000 {
| compatible = "aspeed,ast2500-scu", "syscon", "simple-mfd";
| reg = <0x1e6e2000 0x1a8>;
|
| pinctrl: pinctrl {
| compatible = "aspeed,g5-pinctrl";
| aspeed,external-nodes = <&gfx>, <&lhc>;
|
| pinctrl_i2c3_default: i2c3_default {
| function = "I2C3";
| groups = "I2C3";
| };
|
| pinctrl_gpioh0_unbiased_default: gpioh0 {
| pins = "A18";
| bias-disable;
| };
| };
| };
|
| gfx: display@1e6e6000 {
| compatible = "aspeed,ast2500-gfx", "syscon";
| reg = <0x1e6e6000 0x1000>;
| };
| };
|
| lpc: lpc@1e789000 {
| compatible = "aspeed,ast2500-lpc", "simple-mfd";
| reg = <0x1e789000 0x1000>;
|
| #address-cells = <1>;
| #size-cells = <1>;
| ranges = <0x0 0x1e789000 0x1000>;
|
| lpc_host: lpc-host@80 {
| compatible = "aspeed,ast2500-lpc-host", "simple-mfd", "syscon";
| reg = <0x80 0x1e0>;
| reg-io-width = <4>;
|
| #address-cells = <1>;
| #size-cells = <1>;
| ranges = <0x0 0x80 0x1e0>;
|
| lhc: lhc@20 {
| compatible = "aspeed,ast2500-lhc";
| reg = <0x20 0x24>, <0x48 0x8>;
| };
| };
| };
|
|
