1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
| /* SPDX-License-Identifier: GPL-2.0 */
| #ifndef __ASM_SH_CMPXCHG_LLSC_H
| #define __ASM_SH_CMPXCHG_LLSC_H
|
| static inline unsigned long xchg_u32(volatile u32 *m, unsigned long val)
| {
| unsigned long retval;
| unsigned long tmp;
|
| __asm__ __volatile__ (
| "1: \n\t"
| "movli.l @%2, %0 ! xchg_u32 \n\t"
| "mov %0, %1 \n\t"
| "mov %3, %0 \n\t"
| "movco.l %0, @%2 \n\t"
| "bf 1b \n\t"
| "synco \n\t"
| : "=&z"(tmp), "=&r" (retval)
| : "r" (m), "r" (val)
| : "t", "memory"
| );
|
| return retval;
| }
|
| static inline unsigned long
| __cmpxchg_u32(volatile u32 *m, unsigned long old, unsigned long new)
| {
| unsigned long retval;
| unsigned long tmp;
|
| __asm__ __volatile__ (
| "1: \n\t"
| "movli.l @%2, %0 ! __cmpxchg_u32 \n\t"
| "mov %0, %1 \n\t"
| "cmp/eq %1, %3 \n\t"
| "bf 2f \n\t"
| "mov %4, %0 \n\t"
| "2: \n\t"
| "movco.l %0, @%2 \n\t"
| "bf 1b \n\t"
| "synco \n\t"
| : "=&z" (tmp), "=&r" (retval)
| : "r" (m), "r" (old), "r" (new)
| : "t", "memory"
| );
|
| return retval;
| }
|
| #include <asm/cmpxchg-xchg.h>
|
| #endif /* __ASM_SH_CMPXCHG_LLSC_H */
|
|
