/*
|
* Copyright (c) 2016 Rockchip Electronics Co. Ltd.
|
* Author: Lin Huang <hl@rock-chips.com>
|
*
|
* This program is free software; you can redistribute it and/or modify
|
* it under the terms of the GNU General Public License as published by
|
* the Free Software Foundation; either version 2 of the License, or
|
* (at your option) any later version.
|
*
|
* This program is distributed in the hope that it will be useful,
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
* GNU General Public License for more details.
|
*/
|
|
#include <drm/drmP.h>
|
#include <linux/arm-smccc.h>
|
#include <linux/clk.h>
|
#include <linux/clk-provider.h>
|
#include <linux/io.h>
|
#include <linux/of.h>
|
#include <linux/rockchip/rockchip_sip.h>
|
#include <linux/slab.h>
|
#include <soc/rockchip/rockchip_dmc.h>
|
#include <soc/rockchip/rockchip_sip.h>
|
#include <soc/rockchip/scpi.h>
|
#include <uapi/drm/drm_mode.h>
|
#ifdef CONFIG_ARM
|
#include <asm/psci.h>
|
#endif
|
|
#include "clk.h"
|
|
#define MHZ (1000000)
|
|
struct rockchip_ddrclk {
|
struct clk_hw hw;
|
void __iomem *reg_base;
|
int mux_offset;
|
int mux_shift;
|
int mux_width;
|
int div_shift;
|
int div_width;
|
int ddr_flag;
|
};
|
|
#define to_rockchip_ddrclk_hw(hw) container_of(hw, struct rockchip_ddrclk, hw)
|
|
static int rk_drm_get_lcdc_type(void)
|
{
|
struct drm_device *drm;
|
u32 lcdc_type = 0;
|
|
drm = drm_device_get_by_name("rockchip");
|
if (drm) {
|
struct drm_connector *conn;
|
|
list_for_each_entry(conn, &drm->mode_config.connector_list,
|
head) {
|
if (conn->encoder) {
|
lcdc_type = conn->connector_type;
|
break;
|
}
|
}
|
}
|
|
switch (lcdc_type) {
|
case DRM_MODE_CONNECTOR_DPI:
|
case DRM_MODE_CONNECTOR_LVDS:
|
lcdc_type = SCREEN_LVDS;
|
break;
|
case DRM_MODE_CONNECTOR_DisplayPort:
|
lcdc_type = SCREEN_DP;
|
break;
|
case DRM_MODE_CONNECTOR_HDMIA:
|
case DRM_MODE_CONNECTOR_HDMIB:
|
lcdc_type = SCREEN_HDMI;
|
break;
|
case DRM_MODE_CONNECTOR_TV:
|
lcdc_type = SCREEN_TVOUT;
|
break;
|
case DRM_MODE_CONNECTOR_eDP:
|
lcdc_type = SCREEN_EDP;
|
break;
|
case DRM_MODE_CONNECTOR_DSI:
|
lcdc_type = SCREEN_MIPI;
|
break;
|
default:
|
lcdc_type = SCREEN_NULL;
|
break;
|
}
|
|
return lcdc_type;
|
}
|
|
static int rockchip_ddrclk_sip_set_rate(struct clk_hw *hw, unsigned long drate,
|
unsigned long prate)
|
{
|
struct arm_smccc_res res;
|
|
arm_smccc_smc(ROCKCHIP_SIP_DRAM_FREQ, drate, 0,
|
ROCKCHIP_SIP_CONFIG_DRAM_SET_RATE,
|
0, 0, 0, 0, &res);
|
|
if (res.a0)
|
return 0;
|
else
|
return -EPERM;
|
}
|
|
static unsigned long
|
rockchip_ddrclk_sip_recalc_rate(struct clk_hw *hw,
|
unsigned long parent_rate)
|
{
|
struct arm_smccc_res res;
|
|
arm_smccc_smc(ROCKCHIP_SIP_DRAM_FREQ, 0, 0,
|
ROCKCHIP_SIP_CONFIG_DRAM_GET_RATE,
|
0, 0, 0, 0, &res);
|
|
return res.a0;
|
}
|
|
static long rockchip_ddrclk_sip_round_rate(struct clk_hw *hw,
|
unsigned long rate,
|
unsigned long *prate)
|
{
|
struct arm_smccc_res res;
|
|
arm_smccc_smc(ROCKCHIP_SIP_DRAM_FREQ, rate, 0,
|
ROCKCHIP_SIP_CONFIG_DRAM_ROUND_RATE,
|
0, 0, 0, 0, &res);
|
|
return res.a0;
|
}
|
|
static u8 rockchip_ddrclk_get_parent(struct clk_hw *hw)
|
{
|
struct rockchip_ddrclk *ddrclk = to_rockchip_ddrclk_hw(hw);
|
u32 val;
|
|
val = clk_readl(ddrclk->reg_base +
|
ddrclk->mux_offset) >> ddrclk->mux_shift;
|
val &= GENMASK(ddrclk->mux_width - 1, 0);
|
|
return val;
|
}
|
|
static const struct clk_ops rockchip_ddrclk_sip_ops = {
|
.recalc_rate = rockchip_ddrclk_sip_recalc_rate,
|
.set_rate = rockchip_ddrclk_sip_set_rate,
|
.round_rate = rockchip_ddrclk_sip_round_rate,
|
.get_parent = rockchip_ddrclk_get_parent,
|
};
|
|
static u32 ddr_clk_cached;
|
|
static int rockchip_ddrclk_scpi_set_rate(struct clk_hw *hw, unsigned long drate,
|
unsigned long prate)
|
{
|
u32 ret;
|
u32 lcdc_type;
|
|
lcdc_type = rk_drm_get_lcdc_type();
|
|
ret = scpi_ddr_set_clk_rate(drate / MHZ, lcdc_type);
|
if (ret) {
|
ddr_clk_cached = ret;
|
ret = 0;
|
} else {
|
ddr_clk_cached = 0;
|
ret = -1;
|
}
|
|
return ret;
|
}
|
|
static unsigned long rockchip_ddrclk_scpi_recalc_rate(struct clk_hw *hw,
|
unsigned long parent_rate)
|
{
|
if (ddr_clk_cached)
|
return (MHZ * ddr_clk_cached);
|
else
|
return (MHZ * scpi_ddr_get_clk_rate());
|
}
|
|
static long rockchip_ddrclk_scpi_round_rate(struct clk_hw *hw,
|
unsigned long rate,
|
unsigned long *prate)
|
{
|
rate = rate / MHZ;
|
rate = (rate / 12) * 12;
|
|
return (rate * MHZ);
|
}
|
|
static const struct clk_ops rockchip_ddrclk_scpi_ops = {
|
.recalc_rate = rockchip_ddrclk_scpi_recalc_rate,
|
.set_rate = rockchip_ddrclk_scpi_set_rate,
|
.round_rate = rockchip_ddrclk_scpi_round_rate,
|
.get_parent = rockchip_ddrclk_get_parent,
|
};
|
|
struct share_params {
|
u32 hz;
|
u32 lcdc_type;
|
u32 vop;
|
u32 vop_dclk_mode;
|
u32 sr_idle_en;
|
u32 addr_mcu_el3;
|
/*
|
* 1: need to wait flag1
|
* 0: never wait flag1
|
*/
|
u32 wait_flag1;
|
/*
|
* 1: need to wait flag1
|
* 0: never wait flag1
|
*/
|
u32 wait_flag0;
|
u32 complt_hwirq;
|
/* if need, add parameter after */
|
};
|
|
struct rockchip_ddrclk_data {
|
u32 inited_flag;
|
void __iomem *share_memory;
|
};
|
|
static struct rockchip_ddrclk_data ddr_data;
|
|
static void rockchip_ddrclk_data_init(void)
|
{
|
struct arm_smccc_res res;
|
|
res = sip_smc_request_share_mem(1, SHARE_PAGE_TYPE_DDR);
|
|
if (!res.a0) {
|
ddr_data.share_memory = (void __iomem *)res.a1;
|
ddr_data.inited_flag = 1;
|
}
|
}
|
|
static int rockchip_ddrclk_sip_set_rate_v2(struct clk_hw *hw,
|
unsigned long drate,
|
unsigned long prate)
|
{
|
struct share_params *p;
|
struct arm_smccc_res res;
|
|
if (!ddr_data.inited_flag)
|
rockchip_ddrclk_data_init();
|
|
p = (struct share_params *)ddr_data.share_memory;
|
|
p->hz = drate;
|
p->lcdc_type = rk_drm_get_lcdc_type();
|
p->wait_flag1 = 1;
|
p->wait_flag0 = 1;
|
|
res = sip_smc_dram(SHARE_PAGE_TYPE_DDR, 0,
|
ROCKCHIP_SIP_CONFIG_DRAM_SET_RATE);
|
|
if ((int)res.a1 == SIP_RET_SET_RATE_TIMEOUT)
|
rockchip_dmcfreq_wait_complete();
|
|
return res.a0;
|
}
|
|
static unsigned long rockchip_ddrclk_sip_recalc_rate_v2
|
(struct clk_hw *hw, unsigned long parent_rate)
|
{
|
struct arm_smccc_res res;
|
|
res = sip_smc_dram(SHARE_PAGE_TYPE_DDR, 0,
|
ROCKCHIP_SIP_CONFIG_DRAM_GET_RATE);
|
if (!res.a0)
|
return res.a1;
|
else
|
return 0;
|
}
|
|
static long rockchip_ddrclk_sip_round_rate_v2(struct clk_hw *hw,
|
unsigned long rate,
|
unsigned long *prate)
|
{
|
struct share_params *p;
|
struct arm_smccc_res res;
|
|
if (!ddr_data.inited_flag)
|
rockchip_ddrclk_data_init();
|
|
p = (struct share_params *)ddr_data.share_memory;
|
|
p->hz = rate;
|
|
res = sip_smc_dram(SHARE_PAGE_TYPE_DDR, 0,
|
ROCKCHIP_SIP_CONFIG_DRAM_ROUND_RATE);
|
if (!res.a0)
|
return res.a1;
|
else
|
return 0;
|
}
|
|
static const struct clk_ops rockchip_ddrclk_sip_ops_v2 = {
|
.recalc_rate = rockchip_ddrclk_sip_recalc_rate_v2,
|
.set_rate = rockchip_ddrclk_sip_set_rate_v2,
|
.round_rate = rockchip_ddrclk_sip_round_rate_v2,
|
.get_parent = rockchip_ddrclk_get_parent,
|
};
|
|
struct clk * __init
|
rockchip_clk_register_ddrclk(const char *name, int flags,
|
const char *const *parent_names,
|
u8 num_parents, int mux_offset,
|
int mux_shift, int mux_width,
|
int div_shift, int div_width,
|
int ddr_flag, void __iomem *reg_base)
|
{
|
struct rockchip_ddrclk *ddrclk;
|
struct clk_init_data init = {};
|
struct clk *clk;
|
|
#ifdef CONFIG_ARM
|
if (!psci_smp_available())
|
return NULL;
|
#endif
|
|
ddrclk = kzalloc(sizeof(*ddrclk), GFP_KERNEL);
|
if (!ddrclk)
|
return ERR_PTR(-ENOMEM);
|
|
init.name = name;
|
init.parent_names = parent_names;
|
init.num_parents = num_parents;
|
|
init.flags = flags;
|
init.flags |= CLK_SET_RATE_NO_REPARENT;
|
|
switch (ddr_flag) {
|
#ifdef CONFIG_ROCKCHIP_DDRCLK_SIP
|
case ROCKCHIP_DDRCLK_SIP:
|
init.ops = &rockchip_ddrclk_sip_ops;
|
break;
|
#endif
|
#ifdef CONFIG_ROCKCHIP_DDRCLK_SCPI
|
case ROCKCHIP_DDRCLK_SCPI:
|
init.ops = &rockchip_ddrclk_scpi_ops;
|
break;
|
#endif
|
case ROCKCHIP_DDRCLK_SIP_V2:
|
init.ops = &rockchip_ddrclk_sip_ops_v2;
|
break;
|
default:
|
pr_err("%s: unsupported ddrclk type %d\n", __func__, ddr_flag);
|
kfree(ddrclk);
|
return ERR_PTR(-EINVAL);
|
}
|
|
ddrclk->reg_base = reg_base;
|
ddrclk->hw.init = &init;
|
ddrclk->mux_offset = mux_offset;
|
ddrclk->mux_shift = mux_shift;
|
ddrclk->mux_width = mux_width;
|
ddrclk->div_shift = div_shift;
|
ddrclk->div_width = div_width;
|
ddrclk->ddr_flag = ddr_flag;
|
|
clk = clk_register(NULL, &ddrclk->hw);
|
if (IS_ERR(clk))
|
kfree(ddrclk);
|
|
return clk;
|
}
|
