1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
| {
| {
| {
| .rank = 0x1,
| .col = 0xB,
| .bk = 0x3,
| .bw = 0x2,
| .dbw = 0x0,
| .row_3_4 = 0x0,
| .cs0_row = 0x10,
| .cs1_row = 0x10,
| .cs0_high16bit_row = 0x10,
| .cs1_high16bit_row = 0x10,
| .ddrconfig = 0
| },
| {
| {0x2f120a11},
| {0x0f020602},
| {0x00000002},
| {0x00001111},
| {0x0000000c},
| {0x00000000},
| 0x000000ff
| }
| },
| {
| .ddr_freq = 664, /* clock rate(MHz) */
| .dramtype = DDR3,
| .num_channels = 1,
| .stride = 0,
| .odt = 1
| },
| {
| {
| {0x00000000, 0x43040001}, /* MSTR */
| {0x00000064, 0x00500075}, /* RFSHTMG */
| {0x000000d0, 0x000200a4}, /* INIT0 */
| {0x000000d4, 0x00420000}, /* INIT1 */
| {0x000000d8, 0x00000100}, /* INIT2 */
| {0x000000dc, 0x0b600040}, /* INIT3 */
| {0x000000e0, 0x00100000}, /* INIT4 */
| {0x000000e4, 0x00090000}, /* INIT5 */
| {0x000000f4, 0x000f011f}, /* RANKCTL */
| {0x00000100, 0x0a0f160c}, /* DRAMTMG0 */
| {0x00000104, 0x00080211}, /* DRAMTMG1 */
| {0x00000108, 0x04050508}, /* DRAMTMG2 */
| {0x0000010c, 0x00202006}, /* DRAMTMG3 */
| {0x00000110, 0x05020306}, /* DRAMTMG4 */
| {0x00000114, 0x04040302}, /* DRAMTMG5 */
| {0x00000120, 0x00000905}, /* DRAMTMG8 */
| {0x00000180, 0x00800020}, /* ZQCTL0 */
| {0x00000184, 0x00000000}, /* ZQCTL1 */
| {0x00000190, 0x07030002}, /* DFITMG0 */
| {0x00000198, 0x07000101}, /* DFILPCFG0 */
| {0x000001a0, 0xc0400003}, /* DFIUPD0 */
| {0x00000240, 0x0600060c}, /* ODTCFG */
| {0x00000244, 0x00000201}, /* ODTMAP */
| {0x00000250, 0x00001f00}, /* SCHED */
| {0x00000490, 0x00000001}, /* PCTRL_0 */
| {0xffffffff, 0xffffffff}
| }
| },
| {
| {
| {0x00000004, 0x0000008a}, /* PHYREG01 */
| {0x00000014, 0x0000000a}, /* PHYREG05 */
| {0x00000018, 0x00000000}, /* PHYREG06 */
| {0x0000001c, 0x00000007}, /* PHYREG07 */
| {0xffffffff, 0xffffffff}
| }
| }
| },
|
|
