1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
| /*
| * (C) Copyright 2017 Rockchip Electronics Co., Ltd
| *
| * SPDX-License-Identifier: GPL-2.0+
| */
|
| / {
| aliases {
| mmc0 = &emmc;
| mmc1 = &sdmmc;
| };
|
| chosen {
| u-boot,spl-boot-order = &emmc, &sdmmc;
| stdout-path = &uart2;
| };
| };
|
| &psci {
| u-boot,dm-pre-reloc;
| };
|
| &dmc {
| u-boot,dm-pre-reloc;
| };
|
| &uart5 {
| clock-frequency = <24000000>;
| u-boot,dm-pre-reloc;
| };
|
| &uart2 {
| clock-frequency = <24000000>;
| u-boot,dm-pre-reloc;
| };
|
| &nandc0 {
| u-boot,dm-pre-reloc;
| status = "okay";
| };
|
| &sdmmc {
| u-boot,dm-spl;
| };
|
| &emmc {
| u-boot,dm-spl;
| };
|
| &pmugrf {
| u-boot,dm-spl;
| };
|
| &cru {
| u-boot,dm-spl;
| };
|
| &crypto {
| u-boot,dm-spl;
| };
|
| &pmucru {
| u-boot,dm-spl;
| };
|
| &saradc {
| u-boot,dm-spl;
| status = "okay";
| };
|
| &gpio0 {
| u-boot,dm-pre-reloc;
| status = "disabled";
| };
|
| &gpio1 {
| u-boot,dm-pre-reloc;
| status = "disabled";
| };
|
| &gpio2 {
| u-boot,dm-pre-reloc;
| status = "disabled";
| };
|
| &gpio3 {
| u-boot,dm-pre-reloc;
| status = "disabled";
| };
|
| &usb20_otg {
| u-boot,dm-pre-reloc;
| };
|
| &usb2phy_grf {
| u-boot,dm-pre-reloc;
| status = "okay";
| };
|
| &u2phy {
| u-boot,dm-pre-reloc;
| status = "okay";
| };
|
| &u2phy_otg {
| u-boot,dm-pre-reloc;
| status = "okay";
| };
|
| &sfc {
| u-boot,dm-spl;
| /delete-property/ pinctrl-names;
| /delete-property/ pinctrl-0;
| /delete-property/ assigned-clocks;
| /delete-property/ assigned-clock-rates;
| status = "okay";
|
| #address-cells = <1>;
| #size-cells = <0>;
| spi_nand: flash@0 {
| u-boot,dm-spl;
| compatible = "spi-nand";
| reg = <0>;
| spi-tx-bus-width = <1>;
| spi-rx-bus-width = <4>;
| spi-max-frequency = <75000000>;
| };
|
| spi_nor: flash@1 {
| u-boot,dm-spl;
| compatible = "jedec,spi-nor";
| label = "sfc_nor";
| reg = <0>;
| spi-tx-bus-width = <1>;
| spi-rx-bus-width = <4>;
| spi-max-frequency = <100000000>;
| };
| };
|
| &nandc0 {
| u-boot,dm-pre-reloc;
| status = "okay";
| #address-cells = <1>;
| #size-cells = <0>;
|
| nand@0 {
| u-boot,dm-pre-reloc;
| reg = <0>;
| nand-ecc-mode = "hw_syndrome";
| nand-ecc-strength = <16>;
| nand-ecc-step-size = <1024>;
| };
| };
|
|
