1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
| // SPDX-License-Identifier: GPL-2.0
| /*
| * Copyright (c) 2019 MediaTek Inc.
| * Author: Wendell Lin <wendell.lin@mediatek.com>
| */
|
| #include <linux/clk-provider.h>
| #include <linux/of.h>
| #include <linux/of_address.h>
| #include <linux/of_device.h>
| #include <linux/platform_device.h>
|
| #include "clk-mtk.h"
| #include "clk-gate.h"
|
| #include <dt-bindings/clock/mt6779-clk.h>
|
| static const struct mtk_gate_regs audio0_cg_regs = {
| .set_ofs = 0x0,
| .clr_ofs = 0x0,
| .sta_ofs = 0x0,
| };
|
| static const struct mtk_gate_regs audio1_cg_regs = {
| .set_ofs = 0x4,
| .clr_ofs = 0x4,
| .sta_ofs = 0x4,
| };
|
| #define GATE_AUDIO0(_id, _name, _parent, _shift) \
| GATE_MTK(_id, _name, _parent, &audio0_cg_regs, _shift, \
| &mtk_clk_gate_ops_no_setclr)
| #define GATE_AUDIO1(_id, _name, _parent, _shift) \
| GATE_MTK(_id, _name, _parent, &audio1_cg_regs, _shift, \
| &mtk_clk_gate_ops_no_setclr)
|
| static const struct mtk_gate audio_clks[] = {
| /* AUDIO0 */
| GATE_AUDIO0(CLK_AUD_AFE, "aud_afe", "audio_sel", 2),
| GATE_AUDIO0(CLK_AUD_22M, "aud_22m", "aud_eng1_sel", 8),
| GATE_AUDIO0(CLK_AUD_24M, "aud_24m", "aud_eng2_sel", 9),
| GATE_AUDIO0(CLK_AUD_APLL2_TUNER, "aud_apll2_tuner",
| "aud_eng2_sel", 18),
| GATE_AUDIO0(CLK_AUD_APLL_TUNER, "aud_apll_tuner",
| "aud_eng1_sel", 19),
| GATE_AUDIO0(CLK_AUD_TDM, "aud_tdm", "aud_eng1_sel", 20),
| GATE_AUDIO0(CLK_AUD_ADC, "aud_adc", "audio_sel", 24),
| GATE_AUDIO0(CLK_AUD_DAC, "aud_dac", "audio_sel", 25),
| GATE_AUDIO0(CLK_AUD_DAC_PREDIS, "aud_dac_predis",
| "audio_sel", 26),
| GATE_AUDIO0(CLK_AUD_TML, "aud_tml", "audio_sel", 27),
| GATE_AUDIO0(CLK_AUD_NLE, "aud_nle", "audio_sel", 28),
| /* AUDIO1 */
| GATE_AUDIO1(CLK_AUD_I2S1_BCLK_SW, "aud_i2s1_bclk",
| "audio_sel", 4),
| GATE_AUDIO1(CLK_AUD_I2S2_BCLK_SW, "aud_i2s2_bclk",
| "audio_sel", 5),
| GATE_AUDIO1(CLK_AUD_I2S3_BCLK_SW, "aud_i2s3_bclk",
| "audio_sel", 6),
| GATE_AUDIO1(CLK_AUD_I2S4_BCLK_SW, "aud_i2s4_bclk",
| "audio_sel", 7),
| GATE_AUDIO1(CLK_AUD_I2S5_BCLK_SW, "aud_i2s5_bclk",
| "audio_sel", 8),
| GATE_AUDIO1(CLK_AUD_CONN_I2S_ASRC, "aud_conn_i2s",
| "audio_sel", 12),
| GATE_AUDIO1(CLK_AUD_GENERAL1_ASRC, "aud_general1",
| "audio_sel", 13),
| GATE_AUDIO1(CLK_AUD_GENERAL2_ASRC, "aud_general2",
| "audio_sel", 14),
| GATE_AUDIO1(CLK_AUD_DAC_HIRES, "aud_dac_hires",
| "audio_h_sel", 15),
| GATE_AUDIO1(CLK_AUD_ADC_HIRES, "aud_adc_hires",
| "audio_h_sel", 16),
| GATE_AUDIO1(CLK_AUD_ADC_HIRES_TML, "aud_adc_hires_tml",
| "audio_h_sel", 17),
| GATE_AUDIO1(CLK_AUD_PDN_ADDA6_ADC, "aud_pdn_adda6_adc",
| "audio_sel", 20),
| GATE_AUDIO1(CLK_AUD_ADDA6_ADC_HIRES, "aud_adda6_adc_hires",
| "audio_h_sel",
| 21),
| GATE_AUDIO1(CLK_AUD_3RD_DAC, "aud_3rd_dac", "audio_sel",
| 28),
| GATE_AUDIO1(CLK_AUD_3RD_DAC_PREDIS, "aud_3rd_dac_predis",
| "audio_sel", 29),
| GATE_AUDIO1(CLK_AUD_3RD_DAC_TML, "aud_3rd_dac_tml",
| "audio_sel", 30),
| GATE_AUDIO1(CLK_AUD_3RD_DAC_HIRES, "aud_3rd_dac_hires",
| "audio_h_sel", 31),
| };
|
| static const struct of_device_id of_match_clk_mt6779_aud[] = {
| { .compatible = "mediatek,mt6779-audio", },
| {}
| };
|
| static int clk_mt6779_aud_probe(struct platform_device *pdev)
| {
| struct clk_onecell_data *clk_data;
| struct device_node *node = pdev->dev.of_node;
|
| clk_data = mtk_alloc_clk_data(CLK_AUD_NR_CLK);
|
| mtk_clk_register_gates(node, audio_clks, ARRAY_SIZE(audio_clks),
| clk_data);
|
| return of_clk_add_provider(node, of_clk_src_onecell_get, clk_data);
| }
|
| static struct platform_driver clk_mt6779_aud_drv = {
| .probe = clk_mt6779_aud_probe,
| .driver = {
| .name = "clk-mt6779-aud",
| .of_match_table = of_match_clk_mt6779_aud,
| },
| };
|
| builtin_platform_driver(clk_mt6779_aud_drv);
|
|
