/*
|
* Copyright (c) 2018 Fuzhou Rockchip Electronics Co., Ltd
|
*
|
* SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
*/
|
|
/dts-v1/;
|
#include "rk3288-evb-android-rk808-edp.dtsi"
|
|
/ {
|
model = "Rockchip rk3288 evb avb board";
|
compatible = "rockchip,rk3288-evb-android-rk808-edp", "rockchip,rk3288";
|
chosen: chosen {
|
bootargs = "earlycon=uart8250,mmio32,0xff690000 vmalloc=496M console=ttyFIQ0 androidboot.baseband=N/A androidboot.veritymode=enforcing androidboot.hardware=rk30board androidboot.console=ttyFIQ0 init=/init kpti=0";
|
};
|
};
|
|
&hevc {
|
status = "okay";
|
clock-names = "aclk_vcodec", "hclk_vcodec", "clk_core", "clk_cabac";
|
rockchip,normal-rates = <300000000>, <0>, <200000000>, <200000000>;
|
rockchip,advanced-rates = <600000000>, <0>, <500000000>, <500000000>;
|
};
|
|
&io_domains {
|
status = "okay";
|
|
dvp-supply = <&vcc_18>;
|
};
|
|
&isp_mmu {
|
status = "okay";
|
};
|
|
&i2c3 {
|
status = "okay";
|
|
sgm3784: sgm3784@30 {
|
#address-cells = <1>;
|
#size-cells = <0>;
|
compatible = "sgmicro,gsm3784";
|
reg = <0x30>;
|
rockchip,camera-module-index = <0>;
|
rockchip,camera-module-facing = "back";
|
enable-gpio = <&gpio7 RK_PB6 GPIO_ACTIVE_HIGH>;
|
strobe-gpio = <&gpio7 RK_PB5 GPIO_ACTIVE_HIGH>;
|
status = "okay";
|
sgm3784_led0: led@0 {
|
reg = <0x0>;
|
led-max-microamp = <299200>;
|
flash-max-microamp = <1122000>;
|
flash-max-timeout-us = <1600000>;
|
};
|
|
sgm3784_led1: led@1 {
|
reg = <0x1>;
|
led-max-microamp = <299200>;
|
flash-max-microamp = <1122000>;
|
flash-max-timeout-us = <1600000>;
|
};
|
};
|
|
vm149c: vm149c@0c {
|
compatible = "silicon touch,vm149c";
|
status = "okay";
|
reg = <0x0c>;
|
rockchip,camera-module-index = <0>;
|
rockchip,camera-module-facing = "back";
|
};
|
|
ov13850: ov13850@10 {
|
compatible = "ovti,ov13850";
|
reg = <0x10>;
|
clocks = <&cru SCLK_VIP_OUT>;
|
clock-names = "xvclk";
|
/* avdd-supply = <>; */
|
/* dvdd-supply = <>; */
|
/* dovdd-supply = <>; */
|
/* reset-gpios = <>; */
|
pinctrl-names = "rockchip,camera_default";
|
pinctrl-0 = <&isp_mipi>;
|
power-gpio = <&gpio0 RK_PC1 GPIO_ACTIVE_HIGH>;
|
pwdn-gpios = <&gpio2 RK_PB7 GPIO_ACTIVE_HIGH>;
|
rockchip,camera-module-index = <0>;
|
rockchip,camera-module-facing = "back";
|
rockchip,camera-module-name = "CMK-CT0116";
|
rockchip,camera-module-lens-name = "Largan-50013A1";
|
lens-focus = <&vm149c>;
|
flash-leds = <&sgm3784_led0 &sgm3784_led1>;
|
port {
|
ov13850_out: endpoint {
|
remote-endpoint = <&mipi_in_ucam0>;
|
data-lanes = <1 2>;
|
};
|
};
|
};
|
|
gc8034: gc8034@37 {
|
compatible = "galaxycore,gc8034";
|
status = "okay";
|
reg = <0x37>;
|
clocks = <&cru SCLK_VIP_OUT>;
|
clock-names = "xvclk";
|
pinctrl-names = "rockchip,camera_default";
|
pinctrl-0 = <&isp_mipi>;
|
reset-gpios = <&gpio0 RK_PC1 GPIO_ACTIVE_LOW>;
|
pwdn-gpios = <&gpio2 RK_PB7 GPIO_ACTIVE_LOW>;
|
rockchip,camera-module-index = <0>;
|
rockchip,camera-module-facing = "back";
|
rockchip,camera-module-name = "LH-RK-8034-v1.0";
|
rockchip,camera-module-lens-name = "CK8401";
|
lens-focus = <&vm149c>;
|
port {
|
gc8034_out: endpoint {
|
remote-endpoint = <&mipi_in_gc8034>;
|
data-lanes = <1 2 3 4>;
|
};
|
};
|
};
|
};
|
|
&mipi_phy_rx0 {
|
status = "okay";
|
|
ports {
|
#address-cells = <1>;
|
#size-cells = <0>;
|
|
port@0 {
|
reg = <0>;
|
#address-cells = <1>;
|
#size-cells = <0>;
|
|
mipi_in_ucam0: endpoint@1 {
|
reg = <1>;
|
remote-endpoint = <&ov13850_out>;
|
data-lanes = <1 2>;
|
};
|
mipi_in_gc8034: endpoint@0 {
|
reg = <0>;
|
remote-endpoint = <&gc8034_out>;
|
data-lanes = <1 2 3 4>;
|
};
|
};
|
|
port@1 {
|
reg = <1>;
|
#address-cells = <1>;
|
#size-cells = <0>;
|
|
dphy_rx_out: endpoint@0 {
|
reg = <0>;
|
remote-endpoint = <&isp_mipi_in>;
|
};
|
};
|
};
|
};
|
|
&rkisp1 {
|
status = "okay";
|
port {
|
#address-cells = <1>;
|
#size-cells = <0>;
|
|
isp_mipi_in: endpoint@0 {
|
reg = <0>;
|
remote-endpoint = <&dphy_rx_out>;
|
};
|
|
};
|
};
|
|
&route_hdmi {
|
status = "okay";
|
};
|
|
&vopb {
|
assigned-clocks = <&cru DCLK_VOP0>;
|
assigned-clock-parents = <&cru PLL_GPLL>;
|
};
|
|
&vopl {
|
assigned-clocks = <&cru DCLK_VOP1>;
|
assigned-clock-parents = <&cru PLL_CPLL>;
|
};
|
