1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
| // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
| /*
| * Copyright (c) 2022 Rockchip Electronics Co., Ltd.
| */
|
| / {
|
| };
|
| &cru {
| assigned-clocks =
| <&cru PLL_GPLL>, <&cru PLL_CPLL>,
| <&cru ARMCLK>,
| <&cru CLK_50M_SRC>, <&cru CLK_100M_SRC>,
| <&cru CLK_150M_SRC>, <&cru CLK_200M_SRC>,
| <&cru CLK_250M_SRC>, <&cru CLK_300M_SRC>,
| <&cru CLK_339M_SRC>, <&cru CLK_400M_SRC>,
| <&cru CLK_450M_SRC>, <&cru CLK_500M_SRC>,
| <&cru ACLK_PERI_ROOT>, <&cru HCLK_PERI_ROOT>,
| <&cru PCLK_PERI_ROOT>, <&cru ACLK_BUS_ROOT>,
| <&cru PCLK_TOP_ROOT>, <&cru PCLK_PMU_ROOT>,
| <&cru HCLK_PMU_ROOT>;
| assigned-clock-rates =
| <983040000>, <1188000000>,
| <1104000000>,
| <50000000>, <100000000>,
| <150000000>, <200000000>,
| <250000000>, <300000000>,
| <340000000>, <400000000>,
| <450000000>, <500000000>,
| <400000000>, <200000000>,
| <100000000>, <300000000>,
| <100000000>, <100000000>,
| <200000000>;
| };
|
| &fiq_debugger {
| rockchip,irq-mode-enable = <1>;
| status = "okay";
| };
|
| &i2s0_8ch {
| status = "okay";
| clocks = <&cru MCLK_I2S0_8CH_TX>, <&cru MCLK_I2S0_8CH_RX>, <&cru HCLK_I2S0>,
| <&cru CLK_I2S0_8CH_TX_SRC>, <&cru CLK_I2S0_8CH_RX_SRC>,
| <&cru PLL_GPLL>, <&cru PLL_GPLL>;
| clock-names = "mclk_tx", "mclk_rx", "hclk",
| "mclk_tx_src", "mclk_rx_src",
| "mclk_root0", "mclk_root1";
| rockchip,mclk-calibrate;
| };
|
| &mpp_srv {
| status = "okay";
| };
|
| &mpp_vcodec {
| status = "okay";
| };
|
| &npu {
| status = "okay";
| };
|
| &rga2 {
| status = "okay";
| };
|
| &rkvenc {
| status = "okay";
| };
|
| &rkvenc_pp {
| status = "okay";
| };
|
| &rng {
| status = "okay";
| };
|
| &rve {
| status = "okay";
| };
|
| &u2phy {
| status = "okay";
| };
|
| &u2phy_otg {
| rockchip,dis-u2-susphy;
| status = "okay";
| };
|
| &usbdrd {
| status = "okay";
| };
|
| &usbdrd_dwc3 {
| dr_mode = "peripheral";
| status = "okay";
| };
|
|
