// SPDX-License-Identifier: GPL-2.0-only
|
/*
|
* Copyright (C) 2012 Texas Instruments Incorporated - https://www.ti.com/
|
*/
|
/dts-v1/;
|
|
#include "am33xx.dtsi"
|
#include <dt-bindings/interrupt-controller/irq.h>
|
|
/ {
|
model = "TI AM335x EVM";
|
compatible = "ti,am335x-evm", "ti,am33xx";
|
|
cpus {
|
cpu@0 {
|
cpu0-supply = <&vdd1_reg>;
|
};
|
};
|
|
memory@80000000 {
|
device_type = "memory";
|
reg = <0x80000000 0x10000000>; /* 256 MB */
|
};
|
|
chosen {
|
stdout-path = &uart0;
|
};
|
|
vbat: fixedregulator0 {
|
compatible = "regulator-fixed";
|
regulator-name = "vbat";
|
regulator-min-microvolt = <5000000>;
|
regulator-max-microvolt = <5000000>;
|
regulator-boot-on;
|
};
|
|
lis3_reg: fixedregulator1 {
|
compatible = "regulator-fixed";
|
regulator-name = "lis3_reg";
|
regulator-boot-on;
|
};
|
|
wlan_en_reg: fixedregulator2 {
|
compatible = "regulator-fixed";
|
regulator-name = "wlan-en-regulator";
|
regulator-min-microvolt = <1800000>;
|
regulator-max-microvolt = <1800000>;
|
|
/* WLAN_EN GPIO for this board - Bank1, pin16 */
|
gpio = <&gpio1 16 0>;
|
|
/* WLAN card specific delay */
|
startup-delay-us = <70000>;
|
enable-active-high;
|
};
|
|
/* TPS79501 */
|
v1_8d_reg: fixedregulator-v1_8d {
|
compatible = "regulator-fixed";
|
regulator-name = "v1_8d";
|
vin-supply = <&vbat>;
|
regulator-min-microvolt = <1800000>;
|
regulator-max-microvolt = <1800000>;
|
};
|
|
/* TPS79501 */
|
v3_3d_reg: fixedregulator-v3_3d {
|
compatible = "regulator-fixed";
|
regulator-name = "v3_3d";
|
vin-supply = <&vbat>;
|
regulator-min-microvolt = <3300000>;
|
regulator-max-microvolt = <3300000>;
|
};
|
|
matrix_keypad: matrix_keypad0 {
|
compatible = "gpio-matrix-keypad";
|
debounce-delay-ms = <5>;
|
col-scan-delay-us = <2>;
|
|
row-gpios = <&gpio1 25 GPIO_ACTIVE_HIGH /* Bank1, pin25 */
|
&gpio1 26 GPIO_ACTIVE_HIGH /* Bank1, pin26 */
|
&gpio1 27 GPIO_ACTIVE_HIGH>; /* Bank1, pin27 */
|
|
col-gpios = <&gpio1 21 GPIO_ACTIVE_HIGH /* Bank1, pin21 */
|
&gpio1 22 GPIO_ACTIVE_HIGH>; /* Bank1, pin22 */
|
|
linux,keymap = <0x0000008b /* MENU */
|
0x0100009e /* BACK */
|
0x02000069 /* LEFT */
|
0x0001006a /* RIGHT */
|
0x0101001c /* ENTER */
|
0x0201006c>; /* DOWN */
|
};
|
|
gpio_keys: volume_keys0 {
|
compatible = "gpio-keys";
|
#address-cells = <1>;
|
#size-cells = <0>;
|
autorepeat;
|
|
switch9 {
|
label = "volume-up";
|
linux,code = <115>;
|
gpios = <&gpio0 2 GPIO_ACTIVE_LOW>;
|
wakeup-source;
|
};
|
|
switch10 {
|
label = "volume-down";
|
linux,code = <114>;
|
gpios = <&gpio0 3 GPIO_ACTIVE_LOW>;
|
wakeup-source;
|
};
|
};
|
|
backlight: backlight {
|
compatible = "pwm-backlight";
|
pwms = <&ecap0 0 50000 0>;
|
brightness-levels = <0 51 53 56 62 75 101 152 255>;
|
default-brightness-level = <8>;
|
};
|
|
panel {
|
compatible = "tfc,s9700rtwv43tr-01b";
|
|
pinctrl-names = "default";
|
pinctrl-0 = <&lcd_pins_s0>;
|
backlight = <&backlight>;
|
|
port {
|
panel_0: endpoint@0 {
|
remote-endpoint = <&lcdc_0>;
|
};
|
};
|
};
|
|
sound {
|
compatible = "simple-audio-card";
|
simple-audio-card,name = "AM335x-EVM";
|
simple-audio-card,widgets =
|
"Headphone", "Headphone Jack",
|
"Line", "Line In";
|
simple-audio-card,routing =
|
"Headphone Jack", "HPLOUT",
|
"Headphone Jack", "HPROUT",
|
"LINE1L", "Line In",
|
"LINE1R", "Line In";
|
simple-audio-card,format = "dsp_b";
|
simple-audio-card,bitclock-master = <&sound_master>;
|
simple-audio-card,frame-master = <&sound_master>;
|
simple-audio-card,bitclock-inversion;
|
|
simple-audio-card,cpu {
|
sound-dai = <&mcasp1>;
|
};
|
|
sound_master: simple-audio-card,codec {
|
sound-dai = <&tlv320aic3106>;
|
system-clock-frequency = <12000000>;
|
};
|
};
|
};
|
|
&am33xx_pinmux {
|
pinctrl-names = "default";
|
pinctrl-0 = <&matrix_keypad_s0 &volume_keys_s0 &clkout2_pin>;
|
|
matrix_keypad_s0: matrix_keypad_s0 {
|
pinctrl-single,pins = <
|
AM33XX_PADCONF(AM335X_PIN_GPMC_A5, PIN_OUTPUT_PULLDOWN, MUX_MODE7) /* gpmc_a5.gpio1_21 */
|
AM33XX_PADCONF(AM335X_PIN_GPMC_A6, PIN_OUTPUT_PULLDOWN, MUX_MODE7) /* gpmc_a6.gpio1_22 */
|
AM33XX_PADCONF(AM335X_PIN_GPMC_A9, PIN_INPUT_PULLDOWN, MUX_MODE7) /* gpmc_a9.gpio1_25 */
|
AM33XX_PADCONF(AM335X_PIN_GPMC_A10, PIN_INPUT_PULLDOWN, MUX_MODE7) /* gpmc_a10.gpio1_26 */
|
AM33XX_PADCONF(AM335X_PIN_GPMC_A11, PIN_INPUT_PULLDOWN, MUX_MODE7) /* gpmc_a11.gpio1_27 */
|
>;
|
};
|
|
volume_keys_s0: volume_keys_s0 {
|
pinctrl-single,pins = <
|
AM33XX_PADCONF(AM335X_PIN_SPI0_SCLK, PIN_INPUT_PULLDOWN, MUX_MODE7) /* spi0_sclk.gpio0_2 */
|
AM33XX_PADCONF(AM335X_PIN_SPI0_D0, PIN_INPUT_PULLDOWN, MUX_MODE7) /* spi0_d0.gpio0_3 */
|
>;
|
};
|
|
i2c0_pins: pinmux_i2c0_pins {
|
pinctrl-single,pins = <
|
AM33XX_PADCONF(AM335X_PIN_I2C0_SDA, PIN_INPUT_PULLUP, MUX_MODE0) /* i2c0_sda.i2c0_sda */
|
AM33XX_PADCONF(AM335X_PIN_I2C0_SCL, PIN_INPUT_PULLUP, MUX_MODE0) /* i2c0_scl.i2c0_scl */
|
>;
|
};
|
|
i2c1_pins: pinmux_i2c1_pins {
|
pinctrl-single,pins = <
|
AM33XX_PADCONF(AM335X_PIN_SPI0_D1, PIN_INPUT_PULLUP, MUX_MODE2) /* spi0_d1.i2c1_sda */
|
AM33XX_PADCONF(AM335X_PIN_SPI0_CS0, PIN_INPUT_PULLUP, MUX_MODE2) /* spi0_cs0.i2c1_scl */
|
>;
|
};
|
|
uart0_pins: pinmux_uart0_pins {
|
pinctrl-single,pins = <
|
AM33XX_PADCONF(AM335X_PIN_UART0_RXD, PIN_INPUT_PULLUP, MUX_MODE0)
|
AM33XX_PADCONF(AM335X_PIN_UART0_TXD, PIN_OUTPUT_PULLDOWN, MUX_MODE0)
|
>;
|
};
|
|
uart1_pins: pinmux_uart1_pins {
|
pinctrl-single,pins = <
|
AM33XX_PADCONF(AM335X_PIN_UART1_CTSN, PIN_INPUT, MUX_MODE0)
|
AM33XX_PADCONF(AM335X_PIN_UART1_RTSN, PIN_OUTPUT_PULLDOWN, MUX_MODE0)
|
AM33XX_PADCONF(AM335X_PIN_UART1_RXD, PIN_INPUT_PULLUP, MUX_MODE0)
|
AM33XX_PADCONF(AM335X_PIN_UART1_TXD, PIN_OUTPUT_PULLDOWN, MUX_MODE0)
|
>;
|
};
|
|
clkout2_pin: pinmux_clkout2_pin {
|
pinctrl-single,pins = <
|
AM33XX_PADCONF(AM335X_PIN_XDMA_EVENT_INTR1, PIN_OUTPUT_PULLDOWN, MUX_MODE3) /* xdma_event_intr1.clkout2 */
|
>;
|
};
|
|
nandflash_pins_s0: nandflash_pins_s0 {
|
pinctrl-single,pins = <
|
AM33XX_PADCONF(AM335X_PIN_GPMC_AD0, PIN_INPUT_PULLUP, MUX_MODE0)
|
AM33XX_PADCONF(AM335X_PIN_GPMC_AD1, PIN_INPUT_PULLUP, MUX_MODE0)
|
AM33XX_PADCONF(AM335X_PIN_GPMC_AD2, PIN_INPUT_PULLUP, MUX_MODE0)
|
AM33XX_PADCONF(AM335X_PIN_GPMC_AD3, PIN_INPUT_PULLUP, MUX_MODE0)
|
AM33XX_PADCONF(AM335X_PIN_GPMC_AD4, PIN_INPUT_PULLUP, MUX_MODE0)
|
AM33XX_PADCONF(AM335X_PIN_GPMC_AD5, PIN_INPUT_PULLUP, MUX_MODE0)
|
AM33XX_PADCONF(AM335X_PIN_GPMC_AD6, PIN_INPUT_PULLUP, MUX_MODE0)
|
AM33XX_PADCONF(AM335X_PIN_GPMC_AD7, PIN_INPUT_PULLUP, MUX_MODE0)
|
AM33XX_PADCONF(AM335X_PIN_GPMC_WAIT0, PIN_INPUT_PULLUP, MUX_MODE0)
|
AM33XX_PADCONF(AM335X_PIN_GPMC_WPN, PIN_INPUT_PULLUP, MUX_MODE7) /* gpmc_wpn.gpio0_30 */
|
AM33XX_PADCONF(AM335X_PIN_GPMC_CSN0, PIN_OUTPUT, MUX_MODE0)
|
AM33XX_PADCONF(AM335X_PIN_GPMC_ADVN_ALE, PIN_OUTPUT, MUX_MODE0)
|
AM33XX_PADCONF(AM335X_PIN_GPMC_OEN_REN, PIN_OUTPUT, MUX_MODE0)
|
AM33XX_PADCONF(AM335X_PIN_GPMC_WEN, PIN_OUTPUT, MUX_MODE0)
|
AM33XX_PADCONF(AM335X_PIN_GPMC_BEN0_CLE, PIN_OUTPUT, MUX_MODE0)
|
>;
|
};
|
|
ecap0_pins: backlight_pins {
|
pinctrl-single,pins = <
|
AM33XX_PADCONF(AM335X_PIN_ECAP0_IN_PWM0_OUT, 0x0, MUX_MODE0)
|
>;
|
};
|
|
cpsw_default: cpsw_default {
|
pinctrl-single,pins = <
|
/* Slave 1 */
|
AM33XX_PADCONF(AM335X_PIN_MII1_TX_EN, PIN_OUTPUT_PULLDOWN, MUX_MODE2) /* mii1_txen.rgmii1_tctl */
|
AM33XX_PADCONF(AM335X_PIN_MII1_RX_DV, PIN_INPUT_PULLDOWN, MUX_MODE2) /* mii1_rxdv.rgmii1_rctl */
|
AM33XX_PADCONF(AM335X_PIN_MII1_TXD3, PIN_OUTPUT_PULLDOWN, MUX_MODE2) /* mii1_txd3.rgmii1_td3 */
|
AM33XX_PADCONF(AM335X_PIN_MII1_TXD2, PIN_OUTPUT_PULLDOWN, MUX_MODE2) /* mii1_txd2.rgmii1_td2 */
|
AM33XX_PADCONF(AM335X_PIN_MII1_TXD1, PIN_OUTPUT_PULLDOWN, MUX_MODE2) /* mii1_txd1.rgmii1_td1 */
|
AM33XX_PADCONF(AM335X_PIN_MII1_TXD0, PIN_OUTPUT_PULLDOWN, MUX_MODE2) /* mii1_txd0.rgmii1_td0 */
|
AM33XX_PADCONF(AM335X_PIN_MII1_TX_CLK, PIN_OUTPUT_PULLDOWN, MUX_MODE2) /* mii1_txclk.rgmii1_tclk */
|
AM33XX_PADCONF(AM335X_PIN_MII1_RX_CLK, PIN_INPUT_PULLDOWN, MUX_MODE2) /* mii1_rxclk.rgmii1_rclk */
|
AM33XX_PADCONF(AM335X_PIN_MII1_RXD3, PIN_INPUT_PULLDOWN, MUX_MODE2) /* mii1_rxd3.rgmii1_rd3 */
|
AM33XX_PADCONF(AM335X_PIN_MII1_RXD2, PIN_INPUT_PULLDOWN, MUX_MODE2) /* mii1_rxd2.rgmii1_rd2 */
|
AM33XX_PADCONF(AM335X_PIN_MII1_RXD1, PIN_INPUT_PULLDOWN, MUX_MODE2) /* mii1_rxd1.rgmii1_rd1 */
|
AM33XX_PADCONF(AM335X_PIN_MII1_RXD0, PIN_INPUT_PULLDOWN, MUX_MODE2) /* mii1_rxd0.rgmii1_rd0 */
|
>;
|
};
|
|
cpsw_sleep: cpsw_sleep {
|
pinctrl-single,pins = <
|
/* Slave 1 reset value */
|
AM33XX_PADCONF(AM335X_PIN_MII1_TX_EN, PIN_INPUT_PULLDOWN, MUX_MODE7)
|
AM33XX_PADCONF(AM335X_PIN_MII1_RX_DV, PIN_INPUT_PULLDOWN, MUX_MODE7)
|
AM33XX_PADCONF(AM335X_PIN_MII1_TXD3, PIN_INPUT_PULLDOWN, MUX_MODE7)
|
AM33XX_PADCONF(AM335X_PIN_MII1_TXD2, PIN_INPUT_PULLDOWN, MUX_MODE7)
|
AM33XX_PADCONF(AM335X_PIN_MII1_TXD1, PIN_INPUT_PULLDOWN, MUX_MODE7)
|
AM33XX_PADCONF(AM335X_PIN_MII1_TXD0, PIN_INPUT_PULLDOWN, MUX_MODE7)
|
AM33XX_PADCONF(AM335X_PIN_MII1_TX_CLK, PIN_INPUT_PULLDOWN, MUX_MODE7)
|
AM33XX_PADCONF(AM335X_PIN_MII1_RX_CLK, PIN_INPUT_PULLDOWN, MUX_MODE7)
|
AM33XX_PADCONF(AM335X_PIN_MII1_RXD3, PIN_INPUT_PULLDOWN, MUX_MODE7)
|
AM33XX_PADCONF(AM335X_PIN_MII1_RXD2, PIN_INPUT_PULLDOWN, MUX_MODE7)
|
AM33XX_PADCONF(AM335X_PIN_MII1_RXD1, PIN_INPUT_PULLDOWN, MUX_MODE7)
|
AM33XX_PADCONF(AM335X_PIN_MII1_RXD0, PIN_INPUT_PULLDOWN, MUX_MODE7)
|
>;
|
};
|
|
davinci_mdio_default: davinci_mdio_default {
|
pinctrl-single,pins = <
|
/* MDIO */
|
AM33XX_PADCONF(AM335X_PIN_MDIO, PIN_INPUT_PULLUP | SLEWCTRL_FAST, MUX_MODE0)
|
AM33XX_PADCONF(AM335X_PIN_MDC, PIN_OUTPUT_PULLUP, MUX_MODE0)
|
>;
|
};
|
|
davinci_mdio_sleep: davinci_mdio_sleep {
|
pinctrl-single,pins = <
|
/* MDIO reset value */
|
AM33XX_PADCONF(AM335X_PIN_MDIO, PIN_INPUT_PULLDOWN, MUX_MODE7)
|
AM33XX_PADCONF(AM335X_PIN_MDC, PIN_INPUT_PULLDOWN, MUX_MODE7)
|
>;
|
};
|
|
mmc1_pins: pinmux_mmc1_pins {
|
pinctrl-single,pins = <
|
AM33XX_PADCONF(AM335X_PIN_SPI0_CS1, PIN_INPUT, MUX_MODE7) /* spi0_cs1.gpio0_6 */
|
AM33XX_PADCONF(AM335X_PIN_MMC0_DAT0, PIN_INPUT_PULLUP, MUX_MODE0)
|
AM33XX_PADCONF(AM335X_PIN_MMC0_DAT1, PIN_INPUT_PULLUP, MUX_MODE0)
|
AM33XX_PADCONF(AM335X_PIN_MMC0_DAT2, PIN_INPUT_PULLUP, MUX_MODE0)
|
AM33XX_PADCONF(AM335X_PIN_MMC0_DAT3, PIN_INPUT_PULLUP, MUX_MODE0)
|
AM33XX_PADCONF(AM335X_PIN_MMC0_CMD, PIN_INPUT_PULLUP, MUX_MODE0)
|
AM33XX_PADCONF(AM335X_PIN_MMC0_CLK, PIN_INPUT_PULLUP, MUX_MODE0)
|
AM33XX_PADCONF(AM335X_PIN_MCASP0_ACLKR, PIN_INPUT, MUX_MODE4) /* mcasp0_aclkr.mmc0_sdwp */
|
>;
|
};
|
|
mmc3_pins: pinmux_mmc3_pins {
|
pinctrl-single,pins = <
|
AM33XX_PADCONF(AM335X_PIN_GPMC_A1, PIN_INPUT_PULLUP, MUX_MODE3) /* gpmc_a1.mmc2_dat0, INPUT_PULLUP | MODE3 */
|
AM33XX_PADCONF(AM335X_PIN_GPMC_A2, PIN_INPUT_PULLUP, MUX_MODE3) /* gpmc_a2.mmc2_dat1, INPUT_PULLUP | MODE3 */
|
AM33XX_PADCONF(AM335X_PIN_GPMC_A3, PIN_INPUT_PULLUP, MUX_MODE3) /* gpmc_a3.mmc2_dat2, INPUT_PULLUP | MODE3 */
|
AM33XX_PADCONF(AM335X_PIN_GPMC_BEN1, PIN_INPUT_PULLUP, MUX_MODE3) /* gpmc_ben1.mmc2_dat3, INPUT_PULLUP | MODE3 */
|
AM33XX_PADCONF(AM335X_PIN_GPMC_CSN3, PIN_INPUT_PULLUP, MUX_MODE3) /* gpmc_csn3.mmc2_cmd, INPUT_PULLUP | MODE3 */
|
AM33XX_PADCONF(AM335X_PIN_GPMC_CLK, PIN_INPUT_PULLUP, MUX_MODE3) /* gpmc_clk.mmc2_clk, INPUT_PULLUP | MODE3 */
|
>;
|
};
|
|
wlan_pins: pinmux_wlan_pins {
|
pinctrl-single,pins = <
|
AM33XX_PADCONF(AM335X_PIN_GPMC_A0, PIN_OUTPUT_PULLDOWN, MUX_MODE7) /* gpmc_a0.gpio1_16 */
|
AM33XX_PADCONF(AM335X_PIN_MCASP0_AHCLKR, PIN_INPUT, MUX_MODE7) /* mcasp0_ahclkr.gpio3_17 */
|
AM33XX_PADCONF(AM335X_PIN_MCASP0_AHCLKX, PIN_OUTPUT_PULLDOWN, MUX_MODE7) /* mcasp0_ahclkx.gpio3_21 */
|
>;
|
};
|
|
lcd_pins_s0: lcd_pins_s0 {
|
pinctrl-single,pins = <
|
AM33XX_PADCONF(AM335X_PIN_GPMC_AD8, PIN_OUTPUT, MUX_MODE1) /* gpmc_ad8.lcd_data23 */
|
AM33XX_PADCONF(AM335X_PIN_GPMC_AD9, PIN_OUTPUT, MUX_MODE1) /* gpmc_ad9.lcd_data22 */
|
AM33XX_PADCONF(AM335X_PIN_GPMC_AD10, PIN_OUTPUT, MUX_MODE1) /* gpmc_ad10.lcd_data21 */
|
AM33XX_PADCONF(AM335X_PIN_GPMC_AD11, PIN_OUTPUT, MUX_MODE1) /* gpmc_ad11.lcd_data20 */
|
AM33XX_PADCONF(AM335X_PIN_GPMC_AD12, PIN_OUTPUT, MUX_MODE1) /* gpmc_ad12.lcd_data19 */
|
AM33XX_PADCONF(AM335X_PIN_GPMC_AD13, PIN_OUTPUT, MUX_MODE1) /* gpmc_ad13.lcd_data18 */
|
AM33XX_PADCONF(AM335X_PIN_GPMC_AD14, PIN_OUTPUT, MUX_MODE1) /* gpmc_ad14.lcd_data17 */
|
AM33XX_PADCONF(AM335X_PIN_GPMC_AD15, PIN_OUTPUT, MUX_MODE1) /* gpmc_ad15.lcd_data16 */
|
AM33XX_PADCONF(AM335X_PIN_LCD_DATA0, PIN_OUTPUT, MUX_MODE0)
|
AM33XX_PADCONF(AM335X_PIN_LCD_DATA1, PIN_OUTPUT, MUX_MODE0)
|
AM33XX_PADCONF(AM335X_PIN_LCD_DATA2, PIN_OUTPUT, MUX_MODE0)
|
AM33XX_PADCONF(AM335X_PIN_LCD_DATA3, PIN_OUTPUT, MUX_MODE0)
|
AM33XX_PADCONF(AM335X_PIN_LCD_DATA4, PIN_OUTPUT, MUX_MODE0)
|
AM33XX_PADCONF(AM335X_PIN_LCD_DATA5, PIN_OUTPUT, MUX_MODE0)
|
AM33XX_PADCONF(AM335X_PIN_LCD_DATA6, PIN_OUTPUT, MUX_MODE0)
|
AM33XX_PADCONF(AM335X_PIN_LCD_DATA7, PIN_OUTPUT, MUX_MODE0)
|
AM33XX_PADCONF(AM335X_PIN_LCD_DATA8, PIN_OUTPUT, MUX_MODE0)
|
AM33XX_PADCONF(AM335X_PIN_LCD_DATA9, PIN_OUTPUT, MUX_MODE0)
|
AM33XX_PADCONF(AM335X_PIN_LCD_DATA10, PIN_OUTPUT, MUX_MODE0)
|
AM33XX_PADCONF(AM335X_PIN_LCD_DATA11, PIN_OUTPUT, MUX_MODE0)
|
AM33XX_PADCONF(AM335X_PIN_LCD_DATA12, PIN_OUTPUT, MUX_MODE0)
|
AM33XX_PADCONF(AM335X_PIN_LCD_DATA13, PIN_OUTPUT, MUX_MODE0)
|
AM33XX_PADCONF(AM335X_PIN_LCD_DATA14, PIN_OUTPUT, MUX_MODE0)
|
AM33XX_PADCONF(AM335X_PIN_LCD_DATA15, PIN_OUTPUT, MUX_MODE0)
|
AM33XX_PADCONF(AM335X_PIN_LCD_VSYNC, PIN_OUTPUT, MUX_MODE0)
|
AM33XX_PADCONF(AM335X_PIN_LCD_HSYNC, PIN_OUTPUT, MUX_MODE0)
|
AM33XX_PADCONF(AM335X_PIN_LCD_PCLK, PIN_OUTPUT, MUX_MODE0)
|
AM33XX_PADCONF(AM335X_PIN_LCD_AC_BIAS_EN, PIN_OUTPUT, MUX_MODE0)
|
>;
|
};
|
|
mcasp1_pins: mcasp1_pins {
|
pinctrl-single,pins = <
|
AM33XX_PADCONF(AM335X_PIN_MII1_CRS, PIN_INPUT_PULLDOWN, MUX_MODE4) /* mii1_crs.mcasp1_aclkx */
|
AM33XX_PADCONF(AM335X_PIN_MII1_RX_ER, PIN_INPUT_PULLDOWN, MUX_MODE4) /* mii1_rxerr.mcasp1_fsx */
|
AM33XX_PADCONF(AM335X_PIN_MII1_COL, PIN_OUTPUT_PULLDOWN, MUX_MODE4) /* mii1_col.mcasp1_axr2 */
|
AM33XX_PADCONF(AM335X_PIN_RMII1_REF_CLK, PIN_INPUT_PULLDOWN, MUX_MODE4) /* rmii1_ref_clk.mcasp1_axr3 */
|
>;
|
};
|
|
mcasp1_pins_sleep: mcasp1_pins_sleep {
|
pinctrl-single,pins = <
|
AM33XX_PADCONF(AM335X_PIN_MII1_CRS, PIN_INPUT_PULLDOWN, MUX_MODE7)
|
AM33XX_PADCONF(AM335X_PIN_MII1_RX_ER, PIN_INPUT_PULLDOWN, MUX_MODE7)
|
AM33XX_PADCONF(AM335X_PIN_MII1_COL, PIN_INPUT_PULLDOWN, MUX_MODE7)
|
AM33XX_PADCONF(AM335X_PIN_RMII1_REF_CLK, PIN_INPUT_PULLDOWN, MUX_MODE7)
|
>;
|
};
|
|
dcan1_pins_default: dcan1_pins_default {
|
pinctrl-single,pins = <
|
AM33XX_PADCONF(AM335X_PIN_UART0_CTSN, PIN_OUTPUT, MUX_MODE2) /* uart0_ctsn.d_can1_tx */
|
AM33XX_PADCONF(AM335X_PIN_UART0_RTSN, PIN_INPUT_PULLDOWN, MUX_MODE2) /* uart0_rtsn.d_can1_rx */
|
>;
|
};
|
};
|
|
&uart0 {
|
pinctrl-names = "default";
|
pinctrl-0 = <&uart0_pins>;
|
|
status = "okay";
|
};
|
|
&uart1 {
|
pinctrl-names = "default";
|
pinctrl-0 = <&uart1_pins>;
|
|
status = "okay";
|
};
|
|
&i2c0 {
|
pinctrl-names = "default";
|
pinctrl-0 = <&i2c0_pins>;
|
|
status = "okay";
|
clock-frequency = <400000>;
|
|
tps: tps@2d {
|
reg = <0x2d>;
|
};
|
};
|
|
&usb1 {
|
dr_mode = "host";
|
};
|
|
&i2c1 {
|
pinctrl-names = "default";
|
pinctrl-0 = <&i2c1_pins>;
|
|
status = "okay";
|
clock-frequency = <100000>;
|
|
lis331dlh: lis331dlh@18 {
|
compatible = "st,lis331dlh", "st,lis3lv02d";
|
reg = <0x18>;
|
Vdd-supply = <&lis3_reg>;
|
Vdd_IO-supply = <&lis3_reg>;
|
|
st,click-single-x;
|
st,click-single-y;
|
st,click-single-z;
|
st,click-thresh-x = <10>;
|
st,click-thresh-y = <10>;
|
st,click-thresh-z = <10>;
|
st,irq1-click;
|
st,irq2-click;
|
st,wakeup-x-lo;
|
st,wakeup-x-hi;
|
st,wakeup-y-lo;
|
st,wakeup-y-hi;
|
st,wakeup-z-lo;
|
st,wakeup-z-hi;
|
st,min-limit-x = <120>;
|
st,min-limit-y = <120>;
|
st,min-limit-z = <140>;
|
st,max-limit-x = <550>;
|
st,max-limit-y = <550>;
|
st,max-limit-z = <750>;
|
};
|
|
tsl2550: tsl2550@39 {
|
compatible = "taos,tsl2550";
|
reg = <0x39>;
|
};
|
|
tmp275: tmp275@48 {
|
compatible = "ti,tmp275";
|
reg = <0x48>;
|
};
|
|
tlv320aic3106: tlv320aic3106@1b {
|
#sound-dai-cells = <0>;
|
compatible = "ti,tlv320aic3106";
|
reg = <0x1b>;
|
status = "okay";
|
|
/* Regulators */
|
AVDD-supply = <&v3_3d_reg>;
|
IOVDD-supply = <&v3_3d_reg>;
|
DRVDD-supply = <&v3_3d_reg>;
|
DVDD-supply = <&v1_8d_reg>;
|
};
|
};
|
|
&lcdc {
|
status = "okay";
|
|
blue-and-red-wiring = "crossed";
|
|
port {
|
lcdc_0: endpoint@0 {
|
remote-endpoint = <&panel_0>;
|
};
|
};
|
};
|
|
&elm {
|
status = "okay";
|
};
|
|
&epwmss0 {
|
status = "okay";
|
|
ecap0: ecap@100 {
|
status = "okay";
|
pinctrl-names = "default";
|
pinctrl-0 = <&ecap0_pins>;
|
};
|
};
|
|
&gpmc {
|
status = "okay";
|
pinctrl-names = "default";
|
pinctrl-0 = <&nandflash_pins_s0>;
|
ranges = <0 0 0x08000000 0x1000000>; /* CS0: 16MB for NAND */
|
nand@0,0 {
|
compatible = "ti,omap2-nand";
|
reg = <0 0 4>; /* CS0, offset 0, IO size 4 */
|
interrupt-parent = <&gpmc>;
|
interrupts = <0 IRQ_TYPE_NONE>, /* fifoevent */
|
<1 IRQ_TYPE_NONE>; /* termcount */
|
rb-gpios = <&gpmc 0 GPIO_ACTIVE_HIGH>; /* gpmc_wait0 */
|
ti,nand-xfer-type = "prefetch-dma";
|
ti,nand-ecc-opt = "bch8";
|
ti,elm-id = <&elm>;
|
nand-bus-width = <8>;
|
gpmc,device-width = <1>;
|
gpmc,sync-clk-ps = <0>;
|
gpmc,cs-on-ns = <0>;
|
gpmc,cs-rd-off-ns = <44>;
|
gpmc,cs-wr-off-ns = <44>;
|
gpmc,adv-on-ns = <6>;
|
gpmc,adv-rd-off-ns = <34>;
|
gpmc,adv-wr-off-ns = <44>;
|
gpmc,we-on-ns = <0>;
|
gpmc,we-off-ns = <40>;
|
gpmc,oe-on-ns = <0>;
|
gpmc,oe-off-ns = <54>;
|
gpmc,access-ns = <64>;
|
gpmc,rd-cycle-ns = <82>;
|
gpmc,wr-cycle-ns = <82>;
|
gpmc,bus-turnaround-ns = <0>;
|
gpmc,cycle2cycle-delay-ns = <0>;
|
gpmc,clk-activation-ns = <0>;
|
gpmc,wr-access-ns = <40>;
|
gpmc,wr-data-mux-bus-ns = <0>;
|
/* MTD partition table */
|
/* All SPL-* partitions are sized to minimal length
|
* which can be independently programmable. For
|
* NAND flash this is equal to size of erase-block */
|
#address-cells = <1>;
|
#size-cells = <1>;
|
partition@0 {
|
label = "NAND.SPL";
|
reg = <0x00000000 0x000020000>;
|
};
|
partition@1 {
|
label = "NAND.SPL.backup1";
|
reg = <0x00020000 0x00020000>;
|
};
|
partition@2 {
|
label = "NAND.SPL.backup2";
|
reg = <0x00040000 0x00020000>;
|
};
|
partition@3 {
|
label = "NAND.SPL.backup3";
|
reg = <0x00060000 0x00020000>;
|
};
|
partition@4 {
|
label = "NAND.u-boot-spl-os";
|
reg = <0x00080000 0x00040000>;
|
};
|
partition@5 {
|
label = "NAND.u-boot";
|
reg = <0x000C0000 0x00100000>;
|
};
|
partition@6 {
|
label = "NAND.u-boot-env";
|
reg = <0x001C0000 0x00020000>;
|
};
|
partition@7 {
|
label = "NAND.u-boot-env.backup1";
|
reg = <0x001E0000 0x00020000>;
|
};
|
partition@8 {
|
label = "NAND.kernel";
|
reg = <0x00200000 0x00800000>;
|
};
|
partition@9 {
|
label = "NAND.file-system";
|
reg = <0x00A00000 0x0F600000>;
|
};
|
};
|
};
|
|
#include "tps65910.dtsi"
|
|
&mcasp1 {
|
#sound-dai-cells = <0>;
|
pinctrl-names = "default", "sleep";
|
pinctrl-0 = <&mcasp1_pins>;
|
pinctrl-1 = <&mcasp1_pins_sleep>;
|
|
status = "okay";
|
|
op-mode = <0>; /* MCASP_IIS_MODE */
|
tdm-slots = <2>;
|
/* 4 serializers */
|
serial-dir = < /* 0: INACTIVE, 1: TX, 2: RX */
|
0 0 1 2
|
>;
|
tx-num-evt = <32>;
|
rx-num-evt = <32>;
|
};
|
|
&tps {
|
vcc1-supply = <&vbat>;
|
vcc2-supply = <&vbat>;
|
vcc3-supply = <&vbat>;
|
vcc4-supply = <&vbat>;
|
vcc5-supply = <&vbat>;
|
vcc6-supply = <&vbat>;
|
vcc7-supply = <&vbat>;
|
vccio-supply = <&vbat>;
|
|
regulators {
|
vrtc_reg: regulator@0 {
|
regulator-always-on;
|
};
|
|
vio_reg: regulator@1 {
|
regulator-always-on;
|
};
|
|
vdd1_reg: regulator@2 {
|
/* VDD_MPU voltage limits 0.95V - 1.26V with +/-4% tolerance */
|
regulator-name = "vdd_mpu";
|
regulator-min-microvolt = <912500>;
|
regulator-max-microvolt = <1351500>;
|
regulator-boot-on;
|
regulator-always-on;
|
};
|
|
vdd2_reg: regulator@3 {
|
/* VDD_CORE voltage limits 0.95V - 1.1V with +/-4% tolerance */
|
regulator-name = "vdd_core";
|
regulator-min-microvolt = <912500>;
|
regulator-max-microvolt = <1150000>;
|
regulator-boot-on;
|
regulator-always-on;
|
};
|
|
vdd3_reg: regulator@4 {
|
regulator-always-on;
|
};
|
|
vdig1_reg: regulator@5 {
|
regulator-always-on;
|
};
|
|
vdig2_reg: regulator@6 {
|
regulator-always-on;
|
};
|
|
vpll_reg: regulator@7 {
|
regulator-always-on;
|
};
|
|
vdac_reg: regulator@8 {
|
regulator-always-on;
|
};
|
|
vaux1_reg: regulator@9 {
|
regulator-always-on;
|
};
|
|
vaux2_reg: regulator@10 {
|
regulator-always-on;
|
};
|
|
vaux33_reg: regulator@11 {
|
regulator-always-on;
|
};
|
|
vmmc_reg: regulator@12 {
|
regulator-min-microvolt = <1800000>;
|
regulator-max-microvolt = <3300000>;
|
regulator-always-on;
|
};
|
};
|
};
|
|
&mac {
|
pinctrl-names = "default", "sleep";
|
pinctrl-0 = <&cpsw_default>;
|
pinctrl-1 = <&cpsw_sleep>;
|
status = "okay";
|
slaves = <1>;
|
};
|
|
&davinci_mdio {
|
pinctrl-names = "default", "sleep";
|
pinctrl-0 = <&davinci_mdio_default>;
|
pinctrl-1 = <&davinci_mdio_sleep>;
|
status = "okay";
|
|
ethphy0: ethernet-phy@0 {
|
reg = <0>;
|
};
|
};
|
|
&cpsw_emac0 {
|
phy-handle = <ðphy0>;
|
phy-mode = "rgmii-id";
|
};
|
|
&tscadc {
|
status = "okay";
|
tsc {
|
ti,wires = <4>;
|
ti,x-plate-resistance = <200>;
|
ti,coordinate-readouts = <5>;
|
ti,wire-config = <0x00 0x11 0x22 0x33>;
|
ti,charge-delay = <0x400>;
|
};
|
|
adc {
|
ti,adc-channels = <4 5 6 7>;
|
};
|
};
|
|
&mmc1 {
|
status = "okay";
|
vmmc-supply = <&vmmc_reg>;
|
bus-width = <4>;
|
pinctrl-names = "default";
|
pinctrl-0 = <&mmc1_pins>;
|
cd-gpios = <&gpio0 6 GPIO_ACTIVE_LOW>;
|
};
|
|
&mmc3 {
|
/* these are on the crossbar and are outlined in the
|
xbar-event-map element */
|
dmas = <&edma_xbar 12 0 1
|
&edma_xbar 13 0 2>;
|
dma-names = "tx", "rx";
|
status = "okay";
|
vmmc-supply = <&wlan_en_reg>;
|
bus-width = <4>;
|
pinctrl-names = "default";
|
pinctrl-0 = <&mmc3_pins &wlan_pins>;
|
non-removable;
|
cap-power-off-card;
|
keep-power-in-suspend;
|
|
#address-cells = <1>;
|
#size-cells = <0>;
|
wlcore: wlcore@0 {
|
compatible = "ti,wl1835";
|
reg = <2>;
|
interrupt-parent = <&gpio3>;
|
interrupts = <17 IRQ_TYPE_EDGE_RISING>;
|
};
|
};
|
|
&sham {
|
status = "okay";
|
};
|
|
&aes {
|
status = "okay";
|
};
|
|
&dcan1 {
|
status = "disabled"; /* Enable only if Profile 1 is selected */
|
pinctrl-names = "default";
|
pinctrl-0 = <&dcan1_pins_default>;
|
};
|
|
&rtc {
|
clocks = <&clk_32768_ck>, <&clk_24mhz_clkctrl AM3_CLK_24MHZ_CLKDIV32K_CLKCTRL 0>;
|
clock-names = "ext-clk", "int-clk";
|
};
|
