1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
| /* SPDX-License-Identifier: GPL-2.0 */
| #ifndef _ASM_PERF_H_
| #define _ASM_PERF_H_
|
| /* ioctls */
| #define PA_PERF_ON _IO('p', 1)
| #define PA_PERF_OFF _IOR('p', 2, unsigned int)
| #define PA_PERF_VERSION _IOR('p', 3, int)
|
| #define PA_PERF_DEV "perf"
| #define PA_PERF_MINOR 146
|
| /* Interface types */
| #define UNKNOWN_INTF 255
| #define ONYX_INTF 0
| #define CUDA_INTF 1
|
| /* Common Onyx and Cuda images */
| #define CPI 0
| #define BUSUTIL 1
| #define TLBMISS 2
| #define TLBHANDMISS 3
| #define PTKN 4
| #define PNTKN 5
| #define IMISS 6
| #define DMISS 7
| #define DMISS_ACCESS 8
| #define BIG_CPI 9
| #define BIG_LS 10
| #define BR_ABORT 11
| #define ISNT 12
| #define QUADRANT 13
| #define RW_PDFET 14
| #define RW_WDFET 15
| #define SHLIB_CPI 16
|
| /* Cuda only Images */
| #define FLOPS 17
| #define CACHEMISS 18
| #define BRANCHES 19
| #define CRSTACK 20
| #define I_CACHE_SPEC 21
| #define MAX_CUDA_IMAGES 22
|
| /* Onyx only Images */
| #define ADDR_INV_ABORT_ALU 17
| #define BRAD_STALL 18
| #define CNTL_IN_PIPEL 19
| #define DSNT_XFH 20
| #define FET_SIG1 21
| #define FET_SIG2 22
| #define G7_1 23
| #define G7_2 24
| #define G7_3 25
| #define G7_4 26
| #define MPB_LABORT 27
| #define PANIC 28
| #define RARE_INST 29
| #define RW_DFET 30
| #define RW_IFET 31
| #define RW_SDFET 32
| #define SPEC_IFET 33
| #define ST_COND0 34
| #define ST_COND1 35
| #define ST_COND2 36
| #define ST_COND3 37
| #define ST_COND4 38
| #define ST_UNPRED0 39
| #define ST_UNPRED1 40
| #define UNPRED 41
| #define GO_STORE 42
| #define SHLIB_CALL 43
| #define MAX_ONYX_IMAGES 44
|
| #endif
|
|
