/* SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
*
|
* Copyright (C) 2019 Rockchip Electronics Co., Ltd.
|
*/
|
|
#ifndef _UAPI_RKISPP_CONFIG_H
|
#define _UAPI_RKISPP_CONFIG_H
|
|
#include <linux/types.h>
|
#include <linux/v4l2-controls.h>
|
|
#define ISPP_API_VERSION KERNEL_VERSION(1, 5, 1)
|
|
#ifndef BIT
|
#define BIT(x) (~0 & (1 << x))
|
#endif
|
#ifndef s8
|
typedef signed char s8;
|
#endif
|
#ifndef u8
|
typedef unsigned char u8;
|
#endif
|
#ifndef s16
|
typedef signed short s16;
|
#endif
|
#ifndef u16
|
typedef unsigned short u16;
|
#endif
|
#ifndef s32
|
typedef signed int s32;
|
#endif
|
#ifndef u32
|
typedef unsigned int u32;
|
#endif
|
#ifndef s64
|
typedef signed long long s64;
|
#endif
|
#ifndef u64
|
typedef unsigned long long u64;
|
#endif
|
|
#define ISPP_ID_TNR (0)
|
#define ISPP_ID_NR (1)
|
#define ISPP_ID_SHP (2)
|
#define ISPP_ID_FEC (3)
|
#define ISPP_ID_ORB (4)
|
#define ISPP_ID_MAX (5)
|
|
#define ISPP_MODULE_TNR BIT(ISPP_ID_TNR)//2TO1
|
#define ISPP_MODULE_NR BIT(ISPP_ID_NR)
|
#define ISPP_MODULE_SHP BIT(ISPP_ID_SHP)
|
#define ISPP_MODULE_FEC BIT(ISPP_ID_FEC)//CALIBRATION
|
#define ISPP_MODULE_ORB BIT(ISPP_ID_ORB)
|
//extra function
|
#define ISPP_MODULE_TNR_3TO1 (BIT(16) | ISPP_MODULE_TNR)
|
#define ISPP_MODULE_FEC_ST (BIT(17) | ISPP_MODULE_FEC)//STABILIZATION
|
|
#define TNR_SIGMA_CURVE_SIZE 17
|
#define TNR_LUMA_CURVE_SIZE 6
|
#define TNR_GFCOEF6_SIZE 6
|
#define TNR_GFCOEF3_SIZE 3
|
#define TNR_SCALE_YG_SIZE 4
|
#define TNR_SCALE_YL_SIZE 3
|
#define TNR_SCALE_CG_SIZE 3
|
#define TNR_SCALE_Y2CG_SIZE 3
|
#define TNR_SCALE_CL_SIZE 2
|
#define TNR_SCALE_Y2CL_SIZE 3
|
#define TNR_WEIGHT_Y_SIZE 3
|
|
#define NR_UVNR_UVGAIN_SIZE 2
|
#define NR_UVNR_T1FLT_WTQ_SIZE 8
|
#define NR_UVNR_T2GEN_WTQ_SIZE 4
|
#define NR_UVNR_T2FLT_WT_SIZE 3
|
#define NR_YNR_SGM_DX_SIZE 16
|
#define NR_YNR_SGM_Y_SIZE 17
|
#define NR_YNR_HWEIT_D_SIZE 20
|
#define NR_YNR_HGRAD_Y_SIZE 24
|
#define NR_YNR_HSTV_Y_SIZE 17
|
#define NR_YNR_CI_SIZE 4
|
#define NR_YNR_LGAIN_MIN_SIZE 4
|
#define NR_YNR_LWEIT_FLT_SIZE 4
|
#define NR_YNR_HGAIN_SGM_SIZE 4
|
#define NR_YNR_HWEIT_SIZE 4
|
#define NR_YNR_LWEIT_CMP_SIZE 2
|
#define NR_YNR_ST_SCALE_SIZE 3
|
|
#define SHP_PBF_KERNEL_SIZE 3
|
#define SHP_MRF_KERNEL_SIZE 6
|
#define SHP_MBF_KERNEL_SIZE 12
|
#define SHP_HRF_KERNEL_SIZE 6
|
#define SHP_HBF_KERNEL_SIZE 3
|
#define SHP_EDGE_COEF_SIZE 3
|
#define SHP_EDGE_SMOTH_SIZE 3
|
#define SHP_EDGE_GAUS_SIZE 6
|
#define SHP_DOG_KERNEL_SIZE 6
|
#define SHP_LUM_POINT_SIZE 6
|
#define SHP_SIGMA_SIZE 8
|
#define SHP_LUM_CLP_SIZE 8
|
#define SHP_LUM_MIN_SIZE 8
|
#define SHP_EDGE_LUM_THED_SIZE 8
|
#define SHP_CLAMP_SIZE 8
|
#define SHP_DETAIL_ALPHA_SIZE 8
|
|
#define ORB_DATA_NUM 10000
|
#define ORB_BRIEF_NUM 15
|
#define ORB_DUMMY_NUM 13
|
|
#define FEC_MESH_XY_POINT_SIZE 6
|
#define FEC_MESH_XY_NUM 131072
|
#define FEC_MESH_BUF_NUM 2
|
#define MAX_BUF_IDXFD_NUM 64
|
/************VIDIOC_PRIVATE*************/
|
#define RKISPP_CMD_SET_INIT_MODULE \
|
_IOW('V', BASE_VIDIOC_PRIVATE + 0, int)
|
|
#define RKISPP_CMD_GET_FECBUF_INFO \
|
_IOR('V', BASE_VIDIOC_PRIVATE + 1, struct rkispp_fecbuf_info)
|
|
#define RKISPP_CMD_SET_FECBUF_SIZE \
|
_IOW('V', BASE_VIDIOC_PRIVATE + 2, struct rkispp_fecbuf_size)
|
|
#define RKISPP_CMD_TRIGGER_MODE \
|
_IOW('V', BASE_VIDIOC_PRIVATE + 3, struct rkispp_trigger_mode)
|
|
#define RKISPP_CMD_GET_TNRBUF_FD \
|
_IOR('V', BASE_VIDIOC_PRIVATE + 4, struct rkispp_buf_idxfd)
|
|
#define RKISPP_CMD_GET_NRBUF_FD \
|
_IOR('V', BASE_VIDIOC_PRIVATE + 5, struct rkispp_buf_idxfd)
|
|
/**independent fec video**/
|
#define RKISPP_CMD_FEC_IN_OUT \
|
_IOW('V', BASE_VIDIOC_PRIVATE + 10, struct rkispp_fec_in_out)
|
/************EVENT_PRIVATE**************/
|
#define RKISPP_V4L2_EVENT_TNR_COMPLETE \
|
(V4L2_EVENT_PRIVATE_START + 3)
|
|
struct rkispp_fec_in_out {
|
int width;
|
int height;
|
int in_fourcc;
|
int out_fourcc;
|
int in_pic_fd;
|
int out_pic_fd;
|
int mesh_xint_fd;
|
int mesh_xfra_fd;
|
int mesh_yint_fd;
|
int mesh_yfra_fd;
|
};
|
struct rkispp_buf_idxfd {
|
u32 buf_num;
|
u32 index[MAX_BUF_IDXFD_NUM];
|
s32 dmafd[MAX_BUF_IDXFD_NUM];
|
} __attribute__ ((packed));
|
struct rkispp_trigger_mode {
|
u32 module;
|
u32 on;
|
} __attribute__ ((packed));
|
struct rkispp_tnr_config {
|
u8 opty_en;
|
u8 optc_en;
|
u8 gain_en;
|
u8 pk0_y;
|
u8 pk1_y;
|
u8 pk0_c;
|
u8 pk1_c;
|
u8 glb_gain_cur_sqrt;
|
u8 sigma_x[TNR_SIGMA_CURVE_SIZE - 1];
|
u8 gfcoef_y0[TNR_GFCOEF6_SIZE];
|
u8 gfcoef_y1[TNR_GFCOEF3_SIZE];
|
u8 gfcoef_y2[TNR_GFCOEF3_SIZE];
|
u8 gfcoef_y3[TNR_GFCOEF3_SIZE];
|
u8 gfcoef_yg0[TNR_GFCOEF6_SIZE];
|
u8 gfcoef_yg1[TNR_GFCOEF3_SIZE];
|
u8 gfcoef_yg2[TNR_GFCOEF3_SIZE];
|
u8 gfcoef_yg3[TNR_GFCOEF3_SIZE];
|
u8 gfcoef_yl0[TNR_GFCOEF6_SIZE];
|
u8 gfcoef_yl1[TNR_GFCOEF3_SIZE];
|
u8 gfcoef_yl2[TNR_GFCOEF3_SIZE];
|
u8 gfcoef_cg0[TNR_GFCOEF6_SIZE];
|
u8 gfcoef_cg1[TNR_GFCOEF3_SIZE];
|
u8 gfcoef_cg2[TNR_GFCOEF3_SIZE];
|
u8 gfcoef_cl0[TNR_GFCOEF6_SIZE];
|
u8 gfcoef_cl1[TNR_GFCOEF3_SIZE];
|
u8 weight_y[TNR_WEIGHT_Y_SIZE];
|
u16 glb_gain_cur __attribute__((aligned(2)));
|
u16 glb_gain_nxt;
|
u16 glb_gain_cur_div;
|
u16 txt_th1_y;
|
u16 txt_th0_c;
|
u16 txt_th1_c;
|
u16 txt_thy_dlt;
|
u16 txt_thc_dlt;
|
u16 txt_th0_y;
|
u16 sigma_y[TNR_SIGMA_CURVE_SIZE];
|
u16 luma_curve[TNR_LUMA_CURVE_SIZE];
|
u16 scale_yg[TNR_SCALE_YG_SIZE];
|
u16 scale_yl[TNR_SCALE_YL_SIZE];
|
u16 scale_cg[TNR_SCALE_CG_SIZE];
|
u16 scale_y2cg[TNR_SCALE_Y2CG_SIZE];
|
u16 scale_cl[TNR_SCALE_CL_SIZE];
|
u16 scale_y2cl[TNR_SCALE_Y2CL_SIZE];
|
} __attribute__ ((packed));
|
struct rkispp_nr_config {
|
u8 uvnr_step1_en;
|
u8 uvnr_step2_en;
|
u8 nr_gain_en;
|
u8 uvnr_nobig_en;
|
u8 uvnr_big_en;
|
u8 uvnr_gain_1sigma;
|
u8 uvnr_gain_offset;
|
u8 uvnr_gain_t2gen;
|
u8 uvnr_gain_iso;
|
u8 uvnr_t1gen_m3alpha;
|
u8 uvnr_t1flt_mode;
|
u8 uvnr_t1flt_wtp;
|
u8 uvnr_t2gen_m3alpha;
|
u8 uvnr_t2gen_wtp;
|
u8 uvnr_gain_uvgain[NR_UVNR_UVGAIN_SIZE];
|
u8 uvnr_t1flt_wtq[NR_UVNR_T1FLT_WTQ_SIZE];
|
u8 uvnr_t2gen_wtq[NR_UVNR_T2GEN_WTQ_SIZE];
|
u8 uvnr_t2flt_wtp;
|
u8 uvnr_t2flt_wt[NR_UVNR_T2FLT_WT_SIZE];
|
u8 ynr_sgm_dx[NR_YNR_SGM_DX_SIZE];
|
u8 ynr_lci[NR_YNR_CI_SIZE];
|
u8 ynr_lgain_min[NR_YNR_LGAIN_MIN_SIZE];
|
u8 ynr_lgain_max;
|
u8 ynr_lmerge_bound;
|
u8 ynr_lmerge_ratio;
|
u8 ynr_lweit_flt[NR_YNR_LWEIT_FLT_SIZE];
|
u8 ynr_hlci[NR_YNR_CI_SIZE];
|
u8 ynr_lhci[NR_YNR_CI_SIZE];
|
u8 ynr_hhci[NR_YNR_CI_SIZE];
|
u8 ynr_hgain_sgm[NR_YNR_HGAIN_SGM_SIZE];
|
u8 ynr_hweit_d[NR_YNR_HWEIT_D_SIZE];
|
u8 ynr_hgrad_y[NR_YNR_HGRAD_Y_SIZE];
|
u8 ynr_hmax_adjust;
|
u8 ynr_hstrength;
|
u8 ynr_lweit_cmp[NR_YNR_LWEIT_CMP_SIZE];
|
u8 ynr_lmaxgain_lv4;
|
u16 uvnr_t1flt_msigma __attribute__((aligned(2)));
|
u16 uvnr_t2gen_msigma;
|
u16 uvnr_t2flt_msigma;
|
u16 ynr_lsgm_y[NR_YNR_SGM_Y_SIZE];
|
u16 ynr_hsgm_y[NR_YNR_SGM_Y_SIZE];
|
u16 ynr_hweit[NR_YNR_HWEIT_SIZE];
|
u16 ynr_hstv_y[NR_YNR_HSTV_Y_SIZE];
|
u16 ynr_st_scale[NR_YNR_ST_SCALE_SIZE];
|
} __attribute__ ((packed));
|
struct rkispp_sharp_config {
|
u8 rotation;
|
u8 scl_down_v;
|
u8 scl_down_h;
|
u8 tile_ycnt;
|
u8 tile_xcnt;
|
u8 alpha_adp_en;
|
u8 yin_flt_en;
|
u8 edge_avg_en;
|
u8 ehf_th;
|
u8 pbf_ratio;
|
u8 edge_thed;
|
u8 dir_min;
|
u8 pbf_shf_bits;
|
u8 mbf_shf_bits;
|
u8 hbf_shf_bits;
|
u8 m_ratio;
|
u8 h_ratio;
|
u8 pbf_k[SHP_PBF_KERNEL_SIZE];
|
u8 mrf_k[SHP_MRF_KERNEL_SIZE];
|
u8 mbf_k[SHP_MBF_KERNEL_SIZE];
|
u8 hrf_k[SHP_HRF_KERNEL_SIZE];
|
u8 hbf_k[SHP_HBF_KERNEL_SIZE];
|
s8 eg_coef[SHP_EDGE_COEF_SIZE];
|
u8 eg_smoth[SHP_EDGE_SMOTH_SIZE];
|
u8 eg_gaus[SHP_EDGE_GAUS_SIZE];
|
s8 dog_k[SHP_DOG_KERNEL_SIZE];
|
u8 lum_point[SHP_LUM_POINT_SIZE];
|
u8 pbf_sigma[SHP_SIGMA_SIZE];
|
u8 lum_clp_m[SHP_LUM_CLP_SIZE];
|
s8 lum_min_m[SHP_LUM_MIN_SIZE];
|
u8 mbf_sigma[SHP_SIGMA_SIZE];
|
u8 lum_clp_h[SHP_LUM_CLP_SIZE];
|
u8 hbf_sigma[SHP_SIGMA_SIZE];
|
u8 edge_lum_thed[SHP_EDGE_LUM_THED_SIZE];
|
u8 clamp_pos[SHP_CLAMP_SIZE];
|
u8 clamp_neg[SHP_CLAMP_SIZE];
|
u8 detail_alpha[SHP_DETAIL_ALPHA_SIZE];
|
u16 hbf_ratio __attribute__((aligned(2)));
|
u16 smoth_th4;
|
u16 l_alpha;
|
u16 g_alpha;
|
u16 rfl_ratio;
|
u16 rfh_ratio;
|
} __attribute__ ((packed));
|
enum rkispp_fecbuf_stat {
|
FEC_BUF_INIT = 0,
|
FEC_BUF_WAIT2CHIP,
|
FEC_BUF_CHIPINUSE,
|
};
|
struct rkispp_fecbuf_info {
|
s32 buf_fd[FEC_MESH_BUF_NUM];
|
u32 buf_size[FEC_MESH_BUF_NUM];
|
} __attribute__ ((packed));
|
struct rkispp_fecbuf_size {
|
u32 meas_width;
|
u32 meas_height;
|
u32 meas_mode;
|
} __attribute__ ((packed));
|
struct rkispp_fec_head {
|
enum rkispp_fecbuf_stat stat;
|
u32 meshxf_oft;
|
u32 meshyf_oft;
|
u32 meshxi_oft;
|
u32 meshyi_oft;
|
} __attribute__ ((packed));
|
struct rkispp_fec_config {
|
u8 mesh_density;
|
u8 crop_en;
|
u16 crop_width __attribute__((aligned(2)));
|
u16 crop_height;
|
u32 mesh_size __attribute__((aligned(4)));
|
s32 buf_fd;
|
} __attribute__ ((packed));
|
struct rkispp_orb_config {
|
u8 limit_value;
|
u32 max_feature __attribute__((aligned(4)));
|
} __attribute__ ((packed));
|
struct rkispp_buf_info {
|
//s32 fd;
|
u32 index;
|
u32 size;
|
} __attribute__ ((packed));
|
/**
|
* struct rkispp_params_cfghead - Rockchip ISPP Input Parameters Meta Data
|
*
|
* @module_en_update: mask the enable bits of which module should be updated
|
* @module_ens: mask the enable value of each module, only update the module
|
* which correspond bit was set in module_en_update
|
* @module_cfg_update: mask the config bits of which module should be updated
|
*/
|
struct rkispp_params_cfghead {
|
u32 module_en_update;
|
u32 module_ens;
|
u32 module_cfg_update;
|
u32 frame_id;
|
} __attribute__ ((packed));
|
/**
|
* struct rkispp_params_tnrcfg - Rockchip ISPP Input Parameters Meta Data
|
*/
|
struct rkispp_params_tnrcfg {
|
struct rkispp_params_cfghead head;
|
struct rkispp_tnr_config tnr_cfg;
|
//struct rkispp_buf_info gain;
|
//struct rkispp_buf_info image;
|
} __attribute__ ((packed));
|
/**
|
* struct rkispp_params_nrcfg - Rockchip ISPP Input Parameters Meta Data
|
*/
|
struct rkispp_params_nrcfg {
|
struct rkispp_params_cfghead head;
|
struct rkispp_nr_config nr_cfg;
|
struct rkispp_sharp_config shp_cfg;
|
struct rkispp_orb_config orb_cfg;
|
struct rkispp_buf_info gain;
|
//struct rkispp_buf_info image;
|
} __attribute__ ((packed));
|
/**
|
* struct rkispp_params_feccfg - Rockchip ISPP Input Parameters Meta Data
|
*/
|
struct rkispp_params_feccfg {
|
struct rkispp_params_cfghead head;
|
struct rkispp_fec_config fec_cfg;
|
struct rkispp_buf_info image;
|
} __attribute__ ((packed));
|
struct rkispp_orb_data {
|
u8 brief[ORB_BRIEF_NUM];
|
u32 y : 13;
|
u32 x : 13;
|
u32 dmy1 : 6;
|
u8 dmy2[ORB_DUMMY_NUM];
|
} __attribute__ ((packed));
|
/**
|
* struct rkispp_stats_nrbuf - Rockchip ISPP Statistics
|
*
|
* @meas_type: measurement types
|
* @frame_id: frame ID for sync
|
* @data: statistics data
|
*/
|
struct rkispp_stats_nrbuf {
|
struct rkispp_orb_data data[ORB_DATA_NUM];
|
u32 total_num __attribute__((aligned(4)));
|
u32 meas_type;
|
u32 frame_id;
|
struct rkispp_buf_info image;
|
} __attribute__ ((packed));
|
/**
|
* struct rkispp_stats_tnrbuf - Rockchip ISPP Statistics
|
*
|
* @meas_type: measurement types
|
* @frame_id: frame ID for sync
|
*/
|
struct rkispp_stats_tnrbuf {
|
u32 meas_type;
|
u32 frame_id;
|
struct rkispp_buf_info gain;
|
struct rkispp_buf_info gainkg;
|
//struct rkispp_buf_info image;
|
} __attribute__ ((packed));
|
|
|
struct rkispp_params_cfg {
|
u32 module_en_update;
|
u32 module_ens;
|
u32 module_cfg_update;
|
u32 module_init_ens;
|
|
u32 frame_id;
|
struct rkispp_tnr_config tnr_cfg;
|
struct rkispp_nr_config nr_cfg;
|
struct rkispp_sharp_config shp_cfg;
|
struct rkispp_fec_config fec_cfg;
|
struct rkispp_orb_config orb_cfg;
|
int fec_output_buf_index;
|
int fec_output_buf_size;
|
u32 fec_frame_id;
|
} __attribute__ ((packed));
|
|
struct rkispp_stats_buffer {
|
struct rkispp_orb_data data[ORB_DATA_NUM];
|
|
u32 total_num __attribute__((aligned(4)));
|
u32 meas_type;
|
u32 frame_id;
|
} __attribute__ ((packed));
|
#endif
|
